

마이크로프로 세서응용

> Handong Global University

Agenda

- ARM Instruction Set Architecture Features
- Data Processing Instructions
- Branch Instructions
- Load-Store Instructions
- Software Interrupt Instruction
- Program Status Register Instructions
- Loading Constants
- ARMv5E Extensions

ARM Instruction Set Feature

- 3-address data processing instructions
- Conditional Execution of each instruction
- Shift and ALU operation in single instruction
- Load-Store and Load-Store multiple instructions
- Single cycle execution of all instructions
- Instruction set extension through coprocessor instruction

Representation in this Slide

- Number representation
 - Hexadecimal numbers begin with 0x
 - binary numbers begin with 0b
- Literal
 - begins with #
- memory is denoted as M<data_size>[address]
 - <data_size> bits of memory starting at the byte address
 - <data_size> default is 32
- ARM instruction Notation
 - ADD r3, r2, r1
 - r3: destination register(Rd)
 - r2, r1: source resgisters (Rn, Rm)

ARM Addressing Mode (1)

- Immediate Addressing Mode
 - Data specified in Instruction
 - Example)

```
✓MOV R2, #0x20 ; R2 ← 20H
✓ADD R0, R1, #0x20 ; R0 ← R1 + 20H
```

- Register Addressing Mode
 - Data ← Register
 - All logical and Arithmetic instr. are based on this mode
 - Example)

```
✓MOV R0, R1 ; R0 ← R1
✓ADD R0, R1, R2 ; R0 ← R1 + R2
```

Addressing Mode (2)

- Direct Addressing Mode
 - Data ← mem[PC+Offset]
 - No direct Addressing mode but Assembler turns PC-relative addressing mode
 - Offset = Address PC 8
 - Example)

```
✓LDR R5, Variable ; R5 ← mem[Variable]
```

- √STR R5, Variable ; R5 → mem[Variable]
- Indirect Addressing Mode
 - Data ← mem[Register]
 - Example)

```
\checkmarkLDR R5, [R1] ; R5 ← mem[R1]
```

 \checkmark STR R5, [R1] ; R5 → mem[R1]

Addressing Mode (3)

- Register Relative Indirect Addressing Mode
 - Memory Address = Register + #imm
 - Example)

```
✓LDR R0, [R1, #4]; R0 ← mem[R1+4]
✓LDR R0, [R1, #4]!; (Pre-index) First, R1 ← R1+4 Then, R0 ← mem[R1]
✓LDR R0, [R1], #4 ; (Post-index) First, R0 ← mem[R1] Then, R1 ← R1 + 4
```

- Base Indexed Indirect Addressing Mode
 - Memory Address = register 1(base) + register 2 (index)
 - Example)

```
✓LDR R0, [R1,R2]; R0 ← mem[R1+R2]

✓LDR R0, [R1,R2]!; (Pre-Index) First, R1 ← R1+R2 Then, R0 ← mem[R1]

✓LDR R0, [R1], R2; (Post-Index)First, R0 ← mem[R1] Then, R1 ← R1 + R2
```

Addressing Mode (4)

- Base with Scaled Index Addressing Mode
 - memory address = address (base)+ scaled register2 (index)
 - [Rn, Rm, shifter]
 - [Rn, Rm, shifter]!
 - [Rn], Rm, shifter
 - Shifter = LSL/LSR #5-bit_unsigned_number
 - Example) LDR R0,[R1,R2, LSL #2]; R0 ← mem[R1+R2 * 2]

Addressing mode

```
MOV R0, R1; register
MOV R0, #3; immediate
MOV R1, [R0]; register indirect
MOV R2, [R0,#4]; register relative indirect
MOV R3, [R0,#4]!; register relative indirect Pre-index
MOV R4, [R0], #4; register relative indirect Post -index
MOV R5, [R0,R1]; base indexed indirect register relative
MOV R6, [R0,R1]!; base indexed indirect register Pre-index
MOV R7, [R0], R1; base indexed indirect register Post-index
```

ARM Instruction Format

- For Data processingS: Set condition(1)
- For load-store
- P: pre-index (1) post-index (0)
- U: Up : add offset(1)
 Down: subtract (0)
- B: byte transfer (1) word transfer (0)
- W: write-back (1)
- L: load from mem (1) store to mem (0)

	31 30 29 28	27	26	2 5	24	2 3	22	2 1	20	19	18 17 16	6 1	15 14 13 12	11 1	0 9 8	7	6 5	4	3	2	1	0
Data processing immediate shift	cond [1]	0	0	0	(рс	ode	•	s		Rn		Rd	sh	ift amou	ınt	shift	0		Rı	m	
Miscellaneous instructions: See Figure A3-4	cond [1]	0	0	0	1	0	X	x	0	x	x x x		x x x x	x	x x x	х	хх	0	x	x	x	x
Data processing register shift [2]	cond [1]	0	0	0	(орс	ode	9	s		Rn		Rd		Rs	0	shift	1		Rı	m	
Miscellaneous instructions: See Figure A3-4	cond [1]	0	0	0	1	0	х	х	0	x	x x x		x x x x	x	ххх	0	x x	1	x	х	x	x
Multiplies: See Figure A3-3 Extra load/stores: See Figure A3-5	cond [1]	0	0	0	x	x	x	х	x	х	ххх		x x x x	x	x x x	1	хх	1	x	x	x	х
Data processing immediate [2]	cond [1]	0	0	1	•	орс	ode	9	s		Rn		Rd	r	otate		in	nme	edia	te		
Undefined instruction	cond [1]	0	0	1	1	0	x	0	0	x	x x x	(x x x x	x	ххх	×	хх	X	x	x	x	x
Move immediate to status register	cond [1]	0	0	1	1	0	R	1	0		Mask		SBO	r	otate		in	nme	edia	te		
Load/store immediate offset	cond [1]	0	1	0	Р	U	В	w	L	Γ	Rn	T	Rd			in	nmedia	te				
Load/store register offset	cond [1]	0	1	1	Р	U	В	w	L		Rn	T	Rd	sh	ft amou	nt	shift	0		Rı	m	
Media instructions [4]: See Figure A3-2	cond [1]	0	1	1	х	x	х	х	х	х	x x x		x x x x	x	x x x	x	хх	1	x	х	x	x
Architecturally undefined	cond [1]	0	1	1	1	1	1	1	1	x	x x x	(x x x x	x	x x x	1	1 1	1	x	X	x	x
Load/store multiple	cond [1]	1	0	0	Р	U	S	w	L		Rn				regis	ter	list					
Branch and branch with link	cond [1]	1	0	1	L								24-bit	t offs	et							
Coprocessor load/store and double register transfers	cond [3]	1	1	0	Р	U	N	w	L		Rn		CRd	ср	_num		8-	bit	offs	et		
Coprocessor data processing	cond [3]	1	1	1	0	0	рс	ode	1		CRn	T	CRd	ср	_num	ор	code2	0		CF	₹m	
Coprocessor register transfers	cond [3]	1	1	1	0	ор	coc	le1	L		CRn		Rd	ср	_num	ор	code2	1		CF	Rm	
Software interrupt	cond [1]	1	1	1	1								swi n	umbe	er							
Unconditional instructions: See Figure A3-6	1 1 1 1	x	x	x	x	x	x	х	х	x	x x x		x x x x	x	x x x	х	x x	x	х	х	x	x

Agenda

- ARM Instruction Set Architecture Features
- <u>Data Processing Instructions</u>
- Branch Instructions
- Load-Store Instructions
- Software Interrupt Instruction
- Program Status Register Instructions
- Loading Constants
- ARMv5E Extensions

Data Processing Instruction Format

Data processing instruction

Data processing immediate shift

Data processing register shift [2]

Data processing immediate [2]

Move immediate to status register


	31 30 29 28	27	26	25	24 23	22	2 1	20	19 18 17 16	15 14 13	12	11 10	9	8	7	6 5	4	3	2	1	0
	cond [1]	0	0	0	орс	ode	•	S	Rn	Rd		shift	amo	ount		shift	0		Rı	n	
ı	cond [1]	0	0	0	opc	ode)	s	Rn	Rd		F	ls		0	shift	1		R	m	
ı	cond [1]	0	0	1	орс	ode	9	s	Rn	Rd		rot	ate			im	ıme	dia	te		
	cond [1]	0	0	1	1 0	R	1	0	Mask	SBO		rot	ate			in	ıme	dia	te		

Multiply (accumulate)

Multiply (accumulate) long

31 30 29 28	2	7 2	6 2 9	5 2 4	23	22	2 1	20	19 18 17 16	15 14 13 12	11 10 9 8	7	6	5	4	3	2	1	0
cond	0	0	0	0	0	0	Α	S	Rd	Rn	Rs	1	0	0	1		Rr	m	
cond	0	0	0	0	1	U	Α	S	RdHi	RdLo	Rs	1	0	0	1		Rr	n	

Binary encoding of data processing instructions



Assembly Language Syntax

- Data Processing Assembly Instruction
 - instruction{<cond>}{S} Rd, Rn, N
 - 'cond' indicates flag to test✓EQ, NE, GT, LT, CS
 - 'S' set condition flag in cpsr
 - Rd destination (register)
 - Rn first operand (register)
 - 'N' second operand register, immediate, shifter
 - √Rm,
 - √#const
 - ✓ Rs, shifter

MOV

MVN

ADD

ADC

TST

TEQ

MUL

MLA

Move a 32-bit value

Add two 32-bit values

Move negated (logical Not) 32-bit value

Add two 32-bit values and carry

Test for a bit in a 32-bit value

Multiply two 32-bit values

Multiply and accumulate

Test for equality

Rd = n

 $Rd = \sim n$

Rd = Rd + n

Rd = Rd + n + C

Rd AND n, change flag

Rd XOR n, change flag

Rd = Rm * Rs

Rd = (Rm*Rs) + Rn

MOV Rd, n

MVN Rd,n

TST Rd, n

TEQ Rd, n

MUL Rd, Rm, Rs

MLA Rd, Rm, Rs, Rn

ADD Rd, Rn, n

ADC Rd,Rn,n

SUB	Substract two 32-bit values	SUB Rd,Rn,n	Rd = Rn - n
SBC	Subtract with carry of two 32-bit values	SBC Rd,Rn,n	Rd = Rn - n + C-1
RSB	Reverse subtract of two 32-bit values	RSB Rd,Rn,n	Rd = n - Rn
RSC	Reverse subtract with carry of two 32-bit values	RSC Rd,Rn,n	Rd = n - Rn + C - 1
AND	Bitwise AND of two 32-bit values	AND Rd,Rn,n	Rd = Rn AND n
ORR	Bitwise OR of two 32-bit values	ORR Rd,Rn,n	Rd = Rn OR n
EOR	Exclusive OR of two 32-bit values	EOR Rd,Rn,n	Rd = Rn XOR n
BIC	Bit clear, every 1 in n clears corresponding bit of Rn	BIC Rd,Rn,n	Rd = Rn AND (~n)
СМР	Compare	CMP Rd, n	Rd-n & change flag
CMN	Compare Negative	CMP Rd, n	Rd+n & change flag

- The data processing instructions manipulate data within registers.
 - move instructions
 - arithmetic instructions
 - logical instructions
 - comparison instructions
 - multiply instructions
- Status Flag Update
 - If you use the S suffix on a data processing instruction, it updates the flags in the cpsr.
 - Move and logical operations update the carry flag C, negative flag N, and zero flag Z.
 - √ flag notation
 - lower case: 0
 - flag upper case: 1
 - ✓ nZcv : N=0, Z=1, C=0, V=0
 - ✓ nzCV : N=0, Z=0, C=1, V=1

Condition codes & flag states Tested

Mnemonic extension	Condition Tested	Cond. Code	Flag Tested	Mnemonic extension	Condition Tested	Cond. Code	Flag Tested
EQ	Equal	0000	Z=1	HI	Unsigned higher	1000	C=1, Z=0
NE	Not Equal	0001	Z=0	LS	Unsigned Lower or same	1001	C=0, Z=1
CS/HS	Carry Set/ Unsigned higher or same	0010	C=1	GE	Signed Greater than Equal	1010	N = V
CC/LO	Carry Clear/ Unsigned lower	0011	C=0	LT	Signed Less Than	1011	N ≠ V
MI	Minus/ Negative	0100	N=1	GT	Signed Greater Than	1100	Z=0 & N=V
PL	Plus/ Positive or Zero	0101	N=0	LE	Signed Less Than or Equal	1101	Z=1 or N ≠ V
VS	Overflow	0110	V=1	AL	Always	1110	
VC	No overflow	0111	V=0	NV	Never (Don't use)	1111	

- Move Instructions
 - It copies N into a destination register Rd.


Syntax: <instruction>{<cond>}{S} Rd, N

MOV	Move a 32-bit value into a register	Rd = N
MVN	move the NOT of the 32-bit value into a register	$Rd = \sim N$

- \checkmark Table 3.3 in the textbook gives a full description of the values allowed for the second operand N for all data processing instructions.
- Ex)


Barrel Shifter

- Instructions can also take a register *Rm* has been preprocessed by the barrel shifter prior to being used by a data processing instruction.
- Pre-processing or shift occurs within the cycle time of the instruction.



• Question: What does the shift processing mean for a binary number?

- Barrel Shifter
 - Logical shift left by one



Barrel Shifter

Table 3.2 Barrel shifter operations.

Mnemonic	Description	Shift	Result	Shift amount y
LSL	logical shift left	xLSL y	$x \ll y$	#0–31 or <i>Rs</i>
LSR	logical shift right	xLSR y	$(unsigned)x \gg y$	#1-32 or Rs
ASR	arithmetic right shift	xASR y	$(signed)x \gg y$	#1-32 or Rs
ROR	rotate right	xRORy	$((unsigned)x \gg y) \mid (x \ll (32 - y))$	#1-31 or Rs
RRX	rotate right extended	xRRX	$(c \text{ flag} \ll 31) \mid ((\text{unsigned})x \gg 1)$	none


Note: *x* represents the register being shifted and *y* represents the shift amount.

Table 3.3 Barrel shift operation syntax for data processing instructions.

N shift operations	Syntax
Immediate	#immediate
Register	Rm
Logical shift left by immediate	Rm, LSL #shift in
Logical shift left by register	Rm, LSL Rs
Logical shift right by immediate	Rm, LSR #shift in
Logical shift right with register	Rm, LSR Rs
Arithmetic shift right by immediate	Rm, ASR #shift in
Arithmetic shift right by register	Rm, ASR Rs
Rotate right by immediate	Rm, ROR #shift_in
Rotate right by register	Rm, ROR Rs
Rotate right with extend	Rm, RRX

Rs: register for shift

Examples of shift, rotate operations



Barrel Shifter

- Example of a MOVS instruction
 - ✓ It shifts register r1 left by one bit.
 - ✓ The C flag is updated in the cpsr
 - \checkmark because the S suffix is present in the instruction mnemonic MOVS.

- Arithmetic Instructions
 - Addition and subtraction of 32-bit signed and unsigned values

Syntax: <instruction>{<cond>}{S} Rd, Rn, N

ADC	add two 32-bit values and carry	Rd = Rn + N + carry
ADD	add two 32-bit values	Rd = Rn + N
RSB	reverse subtract of two 32-bit values	Rd = N - Rn
RSC	reverse subtract with carry of two 32-bit values	Rd = N - Rn - !(carry flag)
SBC	subtract with carry of two 32-bit values	Rd = Rn - N - !(carry flag)
SUB	subtract two 32-bit values	Rd = Rn - N

N is the result of the shifter operation. The syntax of shifter operation is shown in Table 3.3.

- Arithmetic Instructions
 - Addition and subtraction of 32-bit signed and unsigned values
 - Practice)

```
PRE
      r0 = 0x00000000
                                          PRE
                                                 r0 = 0x00000000
      r1 = 0x00000002
                                                 r1 = 0x00000077
      r2 = 0x00000001
                                                 RSB r0, r1, #0; Rd = 0x0 - r1
      SUB r0, r1, r2
                                          POST
                                                r0 = -r1 = 0xffffff89
POST
      r0 = 0x00000001
                                         PRE
                                                r0 = 0x00000000
PRE
       cpsr = nzcvqiFt USER
                                                r1 = 0x00000005
       r1 = 0x00000001
       SUBS r1, r1, #1
                                                ADD r0, r1, r1, LSL #1
POST
      cpsr = nZCvqiFt USER
                                                r0 = 0x0000000f
                                         POST
       r1 = 0x00000000
                                                r1 = 0x00000005
                                                                                  25
```

- Logical Instructions
 - Bitwise* logical operations on the two source registers

Syntax: <instruction>{<cond>}{S} Rd, Rn, N

AND	logical bitwise AND of two 32-bit values	Rd = Rn & N
ORR	logical bitwise OR of two 32-bit values	$Rd = Rn \mid N$
EOR	logical exclusive OR of two 32-bit values	$Rd = Rn \wedge N$
BIC	logical bit clear (AND NOT)	$Rd = Rn \& \sim N$

Ex)

- Comparison Instructions
 - They compare or test a register with a 32-bit value.
 - They update the *cpsr* flag bits according to the result, but do not affect other registers.

Syntax: <instruction>{<cond>} Rn, N

CMN	compare negated	flags set as a result of $Rn + N$
CMP	compare	flags set as a result of $Rn - N$
TEQ	test for equality of two 32-bit values	flags set as a result of $Rn \land N$
TST	test bits of a 32-bit value	flags set as a result of Rn & N

Ex)

- Multiply Instructions
 - They multiply the contents of a pair of registers.

```
Syntax: MLA{<cond>}{S} Rd, Rm, Rs, Rn
MUL{<cond>}{S} Rd, Rm, Rs
```

r2 = 0x00000002

MLA	multiply and accumulate	$Rd = (Rm^*Rs) + Rn$
MUL	multiply	$Rd = Rm^*Rs$

```
PRE r0 = 0x00000000

r1 = 0x00000002

r2 = 0x00000002

MUL r0, r1, r2 ; r0 = r1*r2

POST r0 = 0x00000004

r1 = 0x00000002
```

- Multiply Instructions
 - They multiply the contents of a pair of registers.
 - The long multiplies accumulate onto a pair of registers representing a 64-bit
 - ✓ long multiply instructions (SMLAL, SMULL, UMLAL, and UMULL) produce a 64-bit result.
 - \checkmark The Result is placed in two registers labeled RdLo and RdHi.
 - \checkmark RdLo holds the lower 32 bits of the 64-bit result, and RdHi holds the higher 32 bits of the 64-bit result

Syntax: <instruction>{<cond>}{S} RdLo, RdHi, Rm, Rs

SMLAL	signed multiply accumulate long	[RdHi, RdLo] = [RdHi, RdLo] + (Rm*Rs)
SMULL	signed multiply long	[RdHi, RdLo] = Rm*Rs
UMLAL	unsigned multiply accumulate long	[RdHi, RdLo] = [RdHi, RdLo] + (Rm*Rs)
UMULL	unsigned multiply long	[RdHi, RdLo] = Rm*Rs

Multiply Long Instructions

```
PRE    r0 = 0x00000000
    r1 = 0x00000000
    r2 = 0xf0000002
    r3 = 0x00000002

UMULL    r0, r1, r2, r3 ; [r1,r0] = r2*r3

POST    r0 = 0xe0000004 ; = RdLo
    r1 = 0x00000001 ; = RdHi
```

Agenda

- ARM Instruction Set Architecture Features
- Data Processing Instructions
- Branch Instructions
- Load-Store Instructions
- Software Interrupt Instruction
- Program Status Register Instructions
- Loading Constants
- ARMv5E Extensions

Branch Instructions

- A branch instruction changes the flow of execution or is used to call a routine.
- It allows programs to have subroutines, if-then-else structures, and loops.

```
Syntax: B{<cond>} label
BL{<cond>} label
BX{<cond>} Rm
BLX{<cond>} label | Rm
```

В	branch	pc = label
BL	branch with link	pc = label $lr = address$ of the next instruction after the BL
ВХ	branch exchange	pc = Rm & 0xfffffffe, T = Rm & 1
BLX	branch exchange with link	pc = label, $T = 1pc = Rm$ & Oxfffffffe, $T = Rm$ & 1 lr = address of the next instruction after the BLX

Branch Instructions


- Ex)
 - In this example, forward and backward are the labels.
 - ✓ The branch labels are placed at the beginning of the line and are used to mark an address that can be used later by the assembler to calculate the branch offset.
 - The forward branch skips three instructions.
 - The backward branch creates an infinite loop.

```
B forward
ADD r1, r2, #4
ADD r0, r6, #2
ADD r3, r7, #4
forward
SUB r1, r2, #4
```

backward

Branch Instruction Format

- Branch Instruction Format
 - Opcode, offset that specifies the target address



- Example
 - ✓B label (branch),
 - ✓BL label (branch with link) (pc = label, lr = address of next instr) L=1
 - ✓BX Rm (branch and exchange, pc = Rm, T = Rm & 1)
 - √BLX (branch and exchange with link, pc = label,T=1, lr =return addr.)

Branch Instructions

- Divert sequential execution / CALL a subroutine
- Range +/- 32MB from current position (PC-8), PC relative offset
- With 24-bit offset oppend 'OO' at LSB, extend sign bit, place into PC
- PC is set to point to next new address
- How is asm instruction 'here B here' encoded? 0xEAFFFFFE
 - Hint: [31:28]=1110, [27:24]=1010, [23:0] = 24-bit offset

Branch Instructions - Examples

Example of using 'B' instruction:

```
CMP r0,#0 ; check if r0 == 0

BNE r2inc ; if r0 !- 0 branch to r2inc

ADD r1,r1,#1 ; r1 += 1

B next
r2inc ADD r2,r2,#1

next ---
```

Example of using 'BL' instruction

```
BL func1
func1 ADD r0,r0,#1; subroutine
-----; codes
MOV pc,lr; return to program
```

Branch Instruction - Examples

Examples using 'BX' instruction ; ARM state code CODE32 ; 32 instructions follow LDR r0,=tcode+1; address of tcode to r0, ; +1 enter Thumb state MOV lr, pc ; save return address BX r0 ; branch to thumb code ; ARM code continue ; Thumb state code CODE16 ; to begin Thumb code execution Example of using 'BLX' instruction In the above example replace 'MOV lr, pc' and 'BX r0' with 'BLX r0'

Features of Conditional Execution Instructions

Improves execution speed and offers high code density

'C' program	ARM program using branch instructions	ARM program using conditional instructions
If (r0 == 0) r1 = r1 + 1; else r2 = r2 + 1;	CMP r0,#0 BNE else ADD r1,r1,#1 B end else ADD r2,r2,#1 end	CMP r0, #0 ADDEQ r1, r1, #1 ADDNE r2, r2, #1
Comparison of the two approaches	Instructions: 5 Memory space: 20 bytes No. of Cycles: 5 or 6	Instructions: 3 Memory space: 12 bytes No. of cycles: 3

Agenda

- ARM Instruction Set Architecture Features
- Data Processing Instructions
- Branch Instructions
- Load-Store Instructions
- Software Interrupt Instruction
- Program Status Register Instructions
- Loading Constants
- ARMv5E Extensions

Load-Store Instructions

- Load-store instructions transfer data between memory and processor registers.
- Three types of load-store instructions:
 - single-register transfer
 - multiple-register transfer
 - swap

Load/Store Instruction Format

Load/Store Instruction Format

Cond	0	0	0	Р	U	0	W	L	Rn	Rd	0	0	0	0	1	S	Н	1	Rm
Cond	0	0	0	Р	U	1	W	L	Rn	Rd		0	ffs	et	1	S	Н	1	Offset
Cond	0	1	I	Р	U	В	W	L	Rn	Rd						Off	set	t	
Cond	0	1	1			'												1	
Cond	1	0	0	Р	U	S	W	L	Rn			F	Reç	gist	er	Lis	t		

Halfword Data Transfer: register offset

Halfword Data Transfer: immediate offset

Single Data Transfer

Undefined

Block Data Transfer

Example

- ✓LDR: load word into register (Rd ← mem32[addr]
- ✓ STR: store byte or word from a register
- ✓ LDRB: load byte into a register, STRMB: store byte from a register
- ✓LDRH: load halfword, STRH: store halfword
- ✓ LDRSB : load signed byte, LDRSH : load signed short

Load-Store Instructions

- Single-Register Transfer
 - The datatypes supported
 - ✓ signed and unsigned words (32-bit)
 - √ halfwords (16-bit)
 - ✓ bytes.

Syntax: <LDR|STR>{<cond>}{B} Rd,addressing¹ LDR{<cond>}SB|H|SH Rd, addressing² STR{<cond>}H Rd, addressing²

LDR	load word into a register	Rd <- mem32[address]
STR	save byte or word from a register	Rd -> mem32[address]
LDRB load byte into a register		Rd <- mem8[address]
STRB	save byte from a register	Rd -> mem8[address]

LDRH	load halfword into a register	Rd <- mem16[address]
STRH	save halfword from a register	Rd -> mem16[address]
LDRSB	load signed byte into a register	Rd <- SignExtend (mem8[address])
LDRSH	load signed halfword into a register	Rd <- SignExtend (mem16[address])

Load-Store Instructions

Single-Register Transfer

- Ex)
 - \checkmark The first instruction loads a word from the address stored in register r1 and places it into register r0.
 - \checkmark The second instruction goes the other way by storing the contents of register r0 to the address contained in register r1.
 - \checkmark The offset from register r1 is zero in these examples.
 - \checkmark Register r1 is called the **base address register**.

```
LDR r0, [r1] ; = LDR r0, [r1, #0]

STR r0, [r1] ; = STR r0, [r1, #0]
```

Indexing Method

- Preindexed
 - <opcode>{<cond>}{<type>} Rd, [Rn {, <offset>]
- Preindex with write back
 - <opcode>{<cond>}{<type>} Rd, [Rn { <offset>] !
- Postindexed
 - <opcode>{<cond>}Rd, [RN], <offset>

Indexing	Instr	Operation
Perindex	LDR Rd, [Rn,n]	Rd=M[Rn+n]
	STR Rd, [Rn,n]	M[Rn+n]=Rd
Peindex with write back	LDR Rd, [Rn,n]!	Rd=M[Rn+n], Rn=Rn+n
back	STR Rd, [Rn,n]!	M[Rn+n]=Rd, Rn=Rn+n
Poxtindex	LDR Rd, [Rn],n	Rd=M[Rn], Rn=Rn+n
	STR Rd, [Rn],n	M[Rn]=Rd, Rn=Rn+n
		44

Load-Store Instructions

Single-Register Load-Store Addressing Modes

Index method	Data	Base address register	Example
Preindex with writeback	mem[base + offset]	base + offset	LDR r0,[r1,#4]!
Preindex	mem[base + offset]	not updated	LDR r0,[r1,#4]
Postindex	mem[base]	base + offset	LDR r0,[r1],#4

Note: ! indicates that the instruction writes the calculated address back to the base address register.

Pre-indexing Pre-indexing Post-indexing with writeback **■** Ex) LDR r0, [r1, #4]! LDR r0, [r1, #4] PRE = 0x00000000r0, [r1], #4 LDR r1 = 0x00090000Preindexing with writeback: Preindexing: mem32[0x00009000] = 0x01010101Postindexing: mem32[0x00009004] = 0x02020202POST(1) r0 = 0x02020202POST(2) r0 = 0x02020202POST(3) r0 = 0x01010101r1 = 0x00009004r1 = 0x00009000r1 = 0x00009004

Load/Store Instructions

- Single-register Load-Store Addressing, word or unsigned byte
 - Preindex: access Mem[base+offset]
 - preindex with writeback : access Mem[base+offset] and the update base
 - Postindex: access Mem[base] and then update base
 - offset: number of bytes from byte address pointed by base

Addressing ¹ mode and index method	Addressing ¹ syntax
Preindex with immediate offset	[Rn, #+/-offset_12]
Preindex with register offset	[Rn, +/-Rm]
Preindex with scaled register offset	[Rn, +/-Rm, shift #shift_imm]
Preindex writeback with immediate offset	[Rn, #+/-offset_12]!
Preindex writeback with register offset	[Rn, +/-Rm]!
Preindex writeback with scaled register offset	<pre>[Rn, +/-Rm, shift #shift_imm]!</pre>
Immediate postindexed	[Rn], #+/-offset 12
Register postindex	[Rn], +/-Rm
Scaled register postindex	[Rn], +/-Rm, shift #shift_imm

Examples of LDR instructions with different addressing modes

	Instruction	r0 =	r1 + =
Preindex with	LDR r0,[r1,#0x4]!	mem32[r1+0x4]	0x4
writeback			
	LDR r0,[r1,r2]!	mem32[r1+r2]	r2
	LDR r0,[r1,r2,LSR#0x4]!	mem32[r1+(r2 LSR 0x4)]	(r2 LSR 0x4)
Preindex	LDR r0,[r1,#0x4]	mem32[r1+0x4]	not updated
	LDR r0,[r1,r2]	mem32[r1+r2]	not updated
	LDR r0,[r1,-r2,LSR #0x4]	mem $32[r1-(r2 LSR 0x4)]$	not updated
Postindex	LDR r0,[r1],#0x4	mem32[r1]	0x4
	LDR r0,[r1],r2	mem32[r1]	r2
	LDR r0,[r1],r2,LSR #0x4	mem32[r1]	(r2 LSR 0x4)

Load-Store Instructions (Halfword, Byte)

- single register load-store addressing, 16-bit halfword (STRH), signed halfword, signed byte (STRB)
 - STRH support both signed and unsigned halfword
 - STRB support both signed and unsigned byte
- These operations cannot use barrel shifter

Addressing ² mode and index method	Addressing ² syntax
Preindex immediate offset Preindex register offset Preindex writeback immediate offset Preindex writeback register offset Immediate postindexed Register postindexed	[Rn, #+/-offset_8] [Rn, +/-Rm] [Rn, #+/-offset_8]! [Rn, +/-Rm]! [Rn], #+/-offset_8 [Rn], #+/-Rm

Load-Store Instructions

Various examples of STRH (Store Halfword) instructions

	Instruction	Result	r1 + =
Preindex with writeback	STRH r0,[r1,#0x4]!	mem16[r1+0x4]=r0	0x4
	STRH r0,[r1,r2]!	mem16[r1+r2]=r0	r2
Preindex	STRH r0,[r1,#0x4] STRH r0,[r1,r2]	mem16[r1+0x4]=r0 mem16[r1+r2]=r0	not updated not updated
Postindex	STRH r0,[r1],#0x4 STRH r0,[r1],r2	mem16[r1]=r0 mem16[r1]=r0	0x4 r2

- Transfer data between multiple regs & mem in single instruction
- Use: Stack, block move, temporary store&restore
- Advantage: small code size, single instr. Fetch
- Disadvantage: can't be interrupted, increase interrupt latency
- Syntax: <opcode>{<cond>}<mode>Rn{!}, <registers>
 - Opcode: STM, LDM
 - Rn -base register, '!' updates base register after data transfer

<mode></mode>	description	Start address	End address	Rn!
IA	Increment After	Rn	Rn+N*4-4	Rn+N*4
IB	Increment Before	Rn+4		Rn+N*4
DA	Decrement After	Rn-N*4+4	Rn	Rn-N*4
DB	Decrement Before	Rn-N*4	Rn-4	Rn-N*4

- Multiple-Register Transfer
 - Multiple-register transfer instructions are more efficient from single-register transfers for moving blocks of data around memory

```
Syntax: < LDM | STM> \{< cond>\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{ *addressing mode>} Rn \{!\}, < registers> \{^\} \\ \hline{
```


LDM	load multiple registers	${Rd}^{*N}$ <- mem32[start address + 4*N] optional Rn updated
STM	save multiple registers	$\{Rd\}^{*N}$ -> mem32[start address + 4*N] optional Rn updated

N: number of registers in the list

Addressing mode for load-store multiple instructions.

Addressing mode	Description	Start address	End address	Rn!
IA	increment after	Rn	Rn + 4*N - 4	Rn + 4*N
IB	increment before	Rn + 4	Rn + 4*N	Rn + 4*N
DA	decrement after	Rn - 4*N + 4	Rn	Rn - 4*N
DB	decrement before	Rn - 4*N	Rn-4	Rn - 4*N

- Multiple-Register Transfer
 - \checkmark In this example, register r0 is the base register.
 - √ "-" character is used to identify a range of register.




- Multiple-Register Store
 - Ex)
 - ✓ The **STMIB** instruction stores the values 7, 8, 9 to memory. We then corrupt register r1 to r3.
 - ✓ The LDMDA reloads the original values and restores the base pointer r0.

Store Multiple	Load Multiple	Stack Operation
STMIA	LDMDB	Empty Ascending
STMIB	LDMDA	Full Ascending
STMDA	LDMIB	Empty Descending
STMDB	LDMIA	Full Descending

```
PRE
         r0 = 0x00009000
         r1 = 0x00000009
         r2 = 0x00000008
         r3 = 0x00000007
         STMIB
                  r0!, {r1-r3}
                r1, #1
         MOV
         MOV
                r2, #2
                r3, #3
         MOV
PRE (2)
         r0 = 0x0000900c
         r1 = 0x00000001
         r2 = 0x00000002
         r3 = 0x00000003
         LDMDA r0!, {r1-r3}
POST
         r0 = 0x00009000
         r1 = 0x000000009
         r2 = 0x00000008
         r3 = 0x00000007
```

Block Copy Example


```
; r9 points to start of source data
; r10 points to start of destination data
; r11 points to the end of source data
loop
    ; load 32 bytes from source and update r9
    LDMIA r9!, {r0-r7}
    ; store 32 bytes to destination and updates r10
    STMIA r10! {r0-r7}
    ; have we reached the end?
    CMP r9, r11
    BNE loop
```



Load-Store Examples

- STMxx r9, {r0-r2}
- LDMxx r9, {r0-r2}

xx = IA, IB, DB, or DA





Stack Operation

- Stack Operations
 - Push (placing data onto stack): STM (store multiple instruction)
 - Pop (removing data from stack): LDM (load multiple instruction)
- 4 types of Stack
 - Stack growing direction: Ascending(A) vs. Descending (D)
 - Stack Pointer(sp) points to last used location (Full) or first unused location (Empty)
- Stack Addressing Mode Aliases (4 types)

Addressing mode	Description	Pop	= LDM	Push	= STM
FA FD EA ED	full ascending full descending empty ascending empty descending	LDMFA LDMFD LDMEA LDMED	LDMDA LDMIA LDMDB LDMIB	STMFA STMFD STMEA STMED	STMIB STMDB STMIA STMDA

Stack Operation (Push Example)






SWAP Instruction

 Swaps contents of register and contents of memory

■ SWP: Word

SWPB : Byte



Syntax:	SWP{B}{	<cond>}</cond>	Rd, Rm,	[Rn]
---------	---------	----------------	---------	------

SWP	swap a word between memory and a register	tmp = mem32[Rn] mem32[Rn] = Rm Rd = tmp
SWPB	swap a byte between memory and a register	tmp = mem8[Rn] mem8[Rn] = Rm Rd = tmp

```
PRE mem32[0x9000] = 0x12345678

r0 = 0x000000000

r1 = 0x11112222

r2 = 0x00009000

SWP r0, r1, [r2]

POST mem32[0x9000] = 0x11112222

r0 = 0x12345678

r1 = 0x11112222

r2 = 0x00009000
```

SWAP Instruction

- SWP(B) is an atomic operation
 - Read and Writes a location in the same bus operation, preventing other instruction from accessing to that location until completion
 - useful to implement semaphore and mutual exclusion in OS
 - example) a simple data guard that can be used to protect data from being written by any other task

```
MOV r1, =semaphore
MOV r2, #1
SWP r3, r2, [r1]; hold the bus until complete
CMP r3, #1
BEQ spin
```

■ The routine continues to loop until the service is released by other process (when the semaphore location contains value 0)

Agenda

- Data Processing Instructions
- Branch Instructions
- Load-Store Instructions
- Software Interrupt Instruction
- Program Status Register Instructions
- Loading Constants
- ARMv5E Extensions

Software Interrupt

- It causes Software interrupt exception proving user mode applications to execute OS routine
- When executed, mode changes to supervisor mode
- Syntax: SWI{<cond>} SWI_number

```
Syntax: SWI{<cond>} SWI number
```

```
SWI software interrupt lr\_svc = address of instruction following the SWI 
 <math>spsr\_svc = cpsr 
 pc = vectors + 0x8 
 cpsr mode = SVC 
 cpsr I = 1  (mask IRQ interrupts)
```

SWI handler location is fetched @vector table address + 8

SWI Instruction Example

SWI 0x123456

Return instruction from SWI routine: MOVS PC, r14

SWI Handler

```
SWI_handler
STMFD sp!, {r0-r12, lr}; Store registers r0-r12 and link register
LDR r10, [lr, #-4]; read SWI instruction itself
BIC r10, r10, #0xff000000; Mask off top 8 bits
BL service_routine; r10 - contains the SWI number
; return from SWI handler
LDMFD sp!, {r0-r12,pc}
```


- (Example)
 - SWI_Number = <SWI instruction code> AND NOT(0xff000000)
 - The number in r10 is then used by the SWI handler to call the appropriate SWI service routine

Agenda

- ARM Instruction Set Architecture Overview
- Data Processing Instructions
- Branch Instructions
- Load-Store Instructions
- Software Interrupt Instruction
- Program Status Register Instructions
- Loading Constants
- ARMv5E Extensions

Program Status Register Instructions

- The ARM instruction set provides two instructions to directly control a program status register (psr) to read and write the cpsr and spsr. These are MRS instructions.
- Fields
 - Combination of control (c), extension (x), status (s), and flags (f)
 - These fields relate to particular byte regions in a psr.



Program Status Register Instructions

	MRS	copy program status register to a general-purpose register	Rd = psr
	MSR	move a general-purpose register to a program status register	psr[field] = Rm
ĺ	MSR	move an immediate value to a program status register	psr[field] = immediate

• Ex)

- The MSR first copies the cpsr into register r1.
- The BIC instruction clears bit 7 or r1.
- Register r1 is the copied back into the cpsr, which enables IRQ interrupts.

```
PRE     cpsr = nzcvqIFt_SVC

MRS     r1, cpsr
BIC     r1, r1, #0x80;
MSR     cpsr_c, r1

POST     cpsr = nzcvqiFt_SVC
```

Program status register instructions

- Instructions to read/write from/to cpsr or spsr
- Instructions: MRS, MSR
- Syntax:
 - MRS{<cond>} Rd, <cpsr|spsr>
 - MSR{<cond>} <cpsr|spsr>, Rm
 - MSR{<cond>}, <cpsr|spsr>_<fields>, Rm
 - MSR{<cond>|}, <cpsr|spsr>_<fields>, #imm
- Modifying cpsr, spsr: read, modify, and write back technique
 - Read cpsr/spsr using MRS
 - Modify relevant bits
 - Transfer to cpsr/spsr using MSR

Coprocessor Instructions

- Coprocessor instructions are used to extend ARM instruction set
 - to provide additional computation capability
 - control memory subsystem including cache and MMU
- 3 types of coprocessor instructions: data processor, register transfer, memory transfer
- Syntax:

CDP	coprocessor data processing—perform an operation in a coprocessor	
MRC MCR	coprocessor register transfer—move data to/from coprocessor registers	
LDC STC	coprocessor memory transfer—load and store blocks of memory to/from a coprocessor	

- cp: coprocessor number between p0 to p15
- Cn , Cm, Cd : coprocessor register

Coprocessor Instructions

instruction	description	example	interpretation
CDP	Coprocessor data processing	CDP p10, #0, c2, c4, c6, #1	coprocessor p10 opcode: 0 coprocessor register: c2, c4, c6 opcode 2: 1
MCR	Move to cop register from ARM general register	MCR p6, #0, r4, c5, c6	request coprocessor p6 to perform operation 0 in R4 and place the results in c6
MRC	Move to ARM general register from coprocessor register	MRC p15, #0, r10, c0, c0, #0	request CP15 to perform operation 0 (copy) on CP15 register 0 and place the results on r10. This CP15 register0 is copied to general purpose rgister r10

Agenda

- ARM Instruction Set Architecture Overview
- Data Processing Instructions
- Branch Instructions
- Load-Store Instructions
- Software Interrupt Instruction
- Program Status Register Instructions
- Loading Constants
- ARMv5E Extensions

Loading Constants

- Since ARM instructions are 32-bit size, they cannot specify a general 32-bit constant
- Two pseudo instructions to move a 32-bit constant value into a register

```
Syntax: LDR Rd, =constant ADR Rd, label
```

LDR	load constant pseudoinstruction	Rd = 32-bit constant
ADR	load address pseudoinstruction	Rd = 32-bit relative address

Loading Constants

LDR pseudo instruction conversion

Pseudoinstruction		Actual instruction
LDR rO,	=0xff	MOV rO, #0xff
LDR rO,	=0x5555555	LDR r0, [pc, #offset_12]

 Loading a 32-bit constant value method without pseudo instruction (or interpreting pseudo instruction LDR into real LDR)

LDR r0, [pc, #constant_number-8-{PC}]
:
constant_number
DCD 0xff00ffff

Agenda

- ARM Instruction Set Architecture Overview
- Data Processing Instructions
- Branch Instructions
- Load-Store Instructions
- Software Interrupt Instruction
- Program Status Register Instructions
- Loading Constants
- ARMv5E Extensions

ARMv5E Extensions

- The ARMv5E extensions provide many new instructions.
 - Please refer to the textbook for more information on this part.

New instructions provided by the ARMv5E extensions.

Instruction	Description
CLZ { <cond>} Rd, Rm QADD {<cond>} Rd, Rm, Rn QDADD{<cond>} Rd, Rm, Rn QDSUB{<cond>} Rd, Rm, Rn QSUB{<cond>} Rd, Rm, Rn SMLAxy{<cond>} Rd, Rm, Rn, Rn SMLAxy{<cond>} Rd, Rm, Rs, Rn SMLALxy{<cond>} Rd, Rm, Rs, Rn</cond></cond></cond></cond></cond></cond></cond></cond>	count leading zeros signed saturated 32-bit add signed saturated double 32-bit add signed saturated double 32-bit subtract signed saturated 32-bit subtract signed multiply accumulate 32-bit (1) signed multiply accumulate 64-bit
<pre>SMLAWy{<cond>} Rd, Rm, Rs, Rn SMULxy{<cond>} Rd, Rm, Rs SMULWy{<cond>} Rd, Rm, Rs</cond></cond></cond></pre>	signed multiply accumulate 32-bit (2) signed multiply (1) signed multiply (2)

Count Leading Zeros Instructions

Count the first bit set to 1 has 27 zeros preceding it

Saturated Arithmetic

- Normal ARM arithmetic instructions wrap around when you overflow an integer value
 - For example, 0x7fffffff + 1 = -0x80000000

Overflow with ADD

 In ARMv5E Saturated instruction, overflow results remain maximum value of 0x7fffffff

```
cpsr = nzcvqiFt SVC
PRE
                                                 PRE
                                                         cpsr = nzcvqiFt SVC
       r0 = 0x00000000
                                                         r0 = 0x00000000
       r1 = 0x70000000  (positive)
                                                         r1 = 0x70000000  (positive)
       r2 = 0x7fffffff (positive)
                                                         r2 = 0x7fffffff (positive)
       ADDS
               r0, r1, r2
                                                         QADD r0, r1, r2
POST
       cpsr = NzcVqiFt SVC
                                                         cpsr = nzcvQiFt SVC
                                                 POST
       r0 = 0xeffffff (negative)
                                                         r0 = 0x7fffffff
```

Saturated (No Overflow) with QADD

More Saturation Instructions

All saturation instructions of ARMv4E

Instruction	Saturated calculation
QADD	Rd = Rn + Rm
QDADD	$Rd = Rn + (Rm^*2)$
QSUB	Rd = Rn - Rm
QDSUB	$Rd = Rn - (Rm^*2)$

Signed Multiply Instructions

Instruction	Signed Multiply [Accumulate]	Signed result	Q flag updated	Calculation
SMLAxy SMLALxy SMLAWy SMULxy SMULWy	(16-bit *16-bit)+ 32-bit (16-bit *16-bit)+ 64-bit ((32-bit *16-bit) >>> 16)+ 32-bit (16-bit *16-bit) ((32-bit *16-bit)>>>> 16)	32-bit 64-bit 32-bit 32-bit 32-bit	yes — yes — —	$Rd = (Rm.x*Rs.y) + Rn$ $[RdHi, RdLo] + = Rm.x*Rs.y$ $Rd = ((Rm*Rs.y) \gg 16) + Rn$ $Rd = Rm.x*Rs.y$ $Rd = (Rm*Rs.y) \gg 16$

 x, y select 16-bits of a 32-bit register: T for top 16 bit, B for bottom 16-bit

```
PRE r1 = 0x20000001

r2 = 0x20000001

r3 = 0x00000004

SMLATB r4, r1, r2, r3

POST r4 = 0x00002004
```

ARM MEMORY MODEL


ARM Memory Model

- Alignment
- Endianness
- Memory types and attributes

Memory Alignment Schemes

- Word Align Memory access (if not, alignment fault)
 - LDREX, STREX
 - LDRD, LDMIA, LDMDB, POP, LDC, VLDR, VLDM, VPOP
 - STRD, STMIA, STMDB, PUSH, DTC, VSTR, VSTM, VPUSH
- Halfword Align Memory access (if not, alignment fault)
 - LDREXH, STREXH
- Unaligned Memory addressing supported (only if Configuration and Control Register's TRP bit=0)
 - LDR{S}H{T}, STRH{T}, TBH
 ✓but if CCR.TRP=1, should be halfword aligned
 - LDR{T}, STR{T}✓but if CCR.TRP=1, should be Word aligned

Endianness of Memory System




Bytes of

Word @A

word address A (Little-Endian)

word address A (Big-Endian)



register contents of word at address A

- Address space rule
 - Word at address A consists of bytes at A, A+1, A+2, A+3
 - Half word at address A consists of bytes at A, A+1
- The mapping between bytes and interpreted value
 - little-endian: byte at A is LBS
 - Big-endian: byte at A is MSB

Control of Endianness in ARMv7-M

- Endianness for data access can be selected by the control input, on reset
 - AIRCR.ENDIANNESS bit (Application Interrupt & Reset Conftol Register)
- Instruction Fetches are Always Little-endian
- All Access to System Control Space are Little-endian
- Thumb instruction fetches enforces 16-bit alignment (32-bit instructions treated as two halfwords, hw1, hw2)
 hw1 at lower address

15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
32-bit Thumb in	nstruction hw1	32-bit Thumb in	nstruction, (hw2)
Byte at Address A+1	Byte at Address A	Byte at Address A+3	Byte at Address A+2

Memory type

- 3 types of Memory Regions
 - Normal Memory: Flash, ROM, SRAM, DRAM
 - Device
 - Strongly-Ordered
- I/O Mapped Peripherals : FIFO, Interrupt Controller, Memory Controller
 - Device and Strongly-Ordered Memory
 - Rules
 - ✓ Read and Write can have side-effects
 - ✓ Accesses must not be repeated
 - ✓ Number of memory accesses, Order, Size must be maintained

Chat-GPT를 믿을 수 없는 이유:

For example, a Thumb-2 instruction with the conditional execution field might look like this:



In this example, the `ADDS` instruction will only execute if the specified condition is met. If the condition is not satisfied, the instruction is skipped, and the subsequent instruction is executed. This allows for more efficient control flow in the code without the need for explicit branch instructions in many situations.

KM You

Is ADDS conditional execution instruction really?

flags updated based on the result.

I apologize for the confusion in my previous response. I made an error in my example.

The `ADDS` instruction itself is not a conditional execution instruction in the sense of being explicitly conditionally executed based on flags. It is used for addition with status