DW fifo s1 sf.vhd

File location:

\$VCS_HOME/doc/examples/nativetestbench/systemverilog/vcs_quickstart/DW_fifo_s1_sf.vhd

```
This confidential and proprietary software may be used only
      as authorized by a licensing agreement from Synopsys Inc.
      In the event of publication, the following notice is applicable:
                     (C) COPYRIGHT 1996 - 2004 SYNOPSYS INC.
                           ALL RIGHTS RESERVED
        The entire notice above must be reproduced on all authorized
      copies.
-- AUTHOR: Rick Kelly 11/14/96
-- VERSION: Entity
-- DesignWare_version: 5610432e
-- DesignWare_release: V-2004.06-DWF_0406
-- ABSTRACT: Synchronous with Static Flags
            static programmable almost empty and almost full flags
            This FIFO designed to interface to synchronous
            true dual port RAMs.
          Parameters: Valid Values
          width
                      [ 1 to 256 ]
                      [ 2 to 256 ]
          depth
          ae_level [ 1 to (depth - 1) ]
          af_level [ 1 to (depth - 1) ]
          err_mode [ 0 = dynamic error flag,
                           1 = sticky error flag ]
          rst_mode [ 0 = asynchronous reset control & memory,
```

```
1 = synchronous reset control & memory,
                         2 = asynchronous reset control only,
                         3 = synchronous reset control only ]
         Input Ports: Size Description
         clk
                    1 bit Input Clock
         rst_n
                      1 bit Active Low Reset
         push_req_n 1 bit Active Low Push Request
         pop_req_n 1 bit Active Low Pop Request
                      1 bit Active Low diagnostic input
         diag_n
         data_in
                       W bits Push Data input
         Output Ports Size Description
         1 bit Empty Flag
         empty
         almost_empty 1 bit Almost Empty Flag
         half_full 1 bit Half Full Flag
         almost_full 1 bit Almost Full Flag
         full
                    1 bit Full Flag
         error
                     1 bit Error Flag
         data_out W bits Pop Data output
-- MODIFIED:
______
library IEEE;
use IEEE.std_logic_1164.all;
entity DW_fifo_s1_sf is
       generic (
                 width : INTEGER range 1 to 256 := 8;
                 depth: INTEGER range 2 to 256 := 4;
                 ae_level : INTEGER range 1 to 255 := 1;
                 af_level : INTEGER range 1 to 255 := 1;
                 err_mode : INTEGER range 0 to 2 := 0;
                 rst_mode : INTEGER range 0 to 3 := 0
              );
       port
              (
```

```
clk : in std_logic;
    rst_n : in std_logic;
    push_req_n : in std_logic;
    pop_req_n : in std_logic;
    diag_n : in std_logic;
    data_in : in std_logic_vector( width-1 downto 0 );
    empty : out std_logic;
    almost_empty : out std_logic;
    half_full : out std_logic;
    almost_full : out std_logic;
    full : out std_logic;
    error : out std_logic;
    data_out : out std_logic_vector( width-1 downto 0 )
);
end DW_fifo_sl_sf;
```