synopsys_sim.setup

File location:

 $\verb§VCS_HOME/doc/examples/native testbench/system verilog/vcs_quick start/synopsys_sim.setup$

```
WORK > DEFAULT
DEFAULT : ./WORK
--DWARE : ./DWARE
TIMEBASE = NS
CS_ASSERT_STOP_NEXT_WAIT = TRUE
```