

README

File location:

`$VCS_HOME/doc/examples/nativetestbench/systemverilog/vcs_quickstart/README`

```
////////////////////////////////////  
//  
//  FIFO example for Quickstart VCS2005.06  
//  
////////////////////////////////////
```

To run Verilog version: `make verilog`

To run VHDL version : `make vhd`

Please see `vcs_quickstart.pdf` Guide in `$VCS_HOME/doc` directory

FILES:

<code>DW_fifo_sl_sf.v</code>	Verilog FIFO model
<code>DW_fifoctrl_sl_sf.v</code>	Verilog FIFO controller
<code>DW_ram_r_w_s_dff.v</code>	Verilog memory
<code>DW_fifo_sl_sf.vhd</code>	VHDL FIFO entity
<code>DW_fifo_sl_sf_sim.vhd</code>	VHDL FIFO architecture
<code>DWpackages.vhd</code>	VHDL packages
<code>synopsys_sim.setup</code>	Setup file
<code>fifo.test_top.v</code>	Verilog top level instantiating program and testbench
<code>fifo.test_top.vhd</code>	VHDL top level instantiating program and testbench
<code>fifo_test.v</code>	program testbench