

```
module mux2tol(x, y, s, m);
  input x; //select 0
  input y; //select 1
  input s; //select signal
  output m; //output

  //assign m = s & y | ~s & x;
  // OR
  assign m = s ? y : x;
endmodule
```

— mux2to1

```
– shift register –
module ShiftReg(
      input [3:0] D,
      input Clock,
      Resetn,
      Loadn, output SerialOut);
      reg [3:0] Q;
      always @(posedge Clock)
            if (!Resetn)
             Q <= 0;
else if (!Loadn)
                  Q <= D;
              else begin
                    Q[0] <= 1'b1;
Q[1] <= Q[0];
Q[2] <= Q[1];
                    Q[3] \leftarrow Q[2];
             end
      assign SerialOut = Q[3];
```

```
module add8(
    input [7:0] A,
    input [7:0] B,
    output [7:0] Sum,
    output Cout);
    assign {Cout, Sum} = A+B;
endmodule
```

```
- 3 bit add
module adder(A, B, S, cin,
cout);
input [2:0] A, B;
     input cin;
     output [2:0] Sum;
     output cout;
     wire [1:0] f_cout;
     full_adder F0(
           .ci(cin),
           .a(A[0]),
           .b(B[0]),
           .s(S[0]).
           .co(f_cout[0])
     full_adder F0(
           .ci(f_cout[0]),
.a(A[1]),
           .s(S[1]),
           .co(f_cout[0])
     full_adder F0(
           .ci(f_cout[1]),
.a(A[2]),
.b(B[2]),
           .s(S[2]),
           .co(f_cout[0])
endmodule
```

## function select -

## vlib work vlog mux.v vsim mux log {/\*} add wave {/\*} #signal names need to be in {} brackets force {SW[0]} 0 force {SW[0]} 0 force {SW[9]} 0 run 10ns