# CSCE 3301 – Computer Architecture

Project 1: PIPELINED CPU


Hussein Heggi - 900213220

Youssef Elmahdy - 900212370

# 1. Objective:

The objective of this project is to develop an RV32-IC pipelined processor that can handle all hazards and have a single memory for data and instructions.

# 2. Design:



# 3. Implementation:

- **Program Counter (PC)**: Implemented as a register that increments by 4 if the PC EN signal is active. It also checks for the BranchAnd signal and the Jump signal to determine whether to add the immediate value from ALU\_out to the PC instead of the default increment of 4, facilitating branching or jumping.
- Single Memory: This module consists of a straightforward register file with a size of 256. It assumes that instructions precede data in memory. To manage the structural hazard arising from having a single memory unit, a signal named Using\_Mem is employed. When Using\_Mem is active (indicating the need to read from or write to memory), the necessary signals are selected, and the pipeline is stalled for one cycle. Otherwise, the signals required for reading an instruction are sent, and there's no stall. Additionally, an offset is applied to account for data not starting at address 0.
- Register File: This component accepts read and write sources extracted from the instructions obtained from the Memory module. All registers are reset to 0 if the reset signal is active. Otherwise, based on the provided inputs, the module reads the two sources and writes to the destination register (RD) only if the WriteReg signal is active.
- Arithmetic Logic Unit (ALU): The ALU receives ALU\_A and ALU\_B as inputs, along with ALUSel determining the operation to be performed (arithmetic or logical). It conducts the specified operation on the inputs and sets flags, which are subsequently used by the Branch Control Unit. All flags are generated by subtracting B from A.

## • Control:

- <u>Control Unit</u>: Assigns control signals for each instruction based on the opcode's last bits.
- ALU Control Unit: Determines ALU operation based on func3 of each instruction and ALUOp.
- Branching Unit: Determines branch conditions based on func3 and flags, assigning
   BranchAnd accordingly.

- Forwarding Unit: Determines if forwarding is necessary by comparing source registers from the execute stage with the return register from the write-back stage, as well as write signals. Forwards signals A and B to the ALU based on these comparisons.
- <u>Stalling Unit</u>: Determines if stalling is necessary by comparing source registers from the decode stage with the return register from the execute stage, along with the memory read signal. Sets the stall signal accordingly, controlling the loading of the IF/ID register, PC increment, and control signals entering the ID/EX register.
- Flushing Muxes: Handles branch and jump instructions by inserting a NOP instruction into the IF/ID register and zeroing the control signals entering both the ID/EX and EX/MEM registers when necessary.

#### 4. Difficulties:

As expected, our primary challenge revolved around implementing the single memory unit. We encountered issues where certain signals weren't working properly, leading to a point where our store instructions stopped to function properly. However, through extensive testing, we opted to address the structural hazard by introducing pipeline stalls whenever memory access was necessary.

Initially, we faced difficulties in tracking our pipeline during testing. However, with time and experience, we gradually became more adept at identifying the origin of each signal.


The complexity of the datapath posed another significant hurdle, necessitating the omission of numerous signals due to space constraints.

Time management emerged as a major obstacle for us, as debugging consistently consumed more time than anticipated.


# 5. Testing:

We split the testing of the 40 instructions on a couple of test programs, each test program testing a few different instructions. We did 6 test programs in total three of which were programs that we wrote simply to test whether the instructions work or not rather than being an actual function which does a certain operation and one test program was a function that writes an array in memory and swaps it.


# Test1:



# Test2:




#### Test3:




#### Test4:

```
//Test case 4
{mem[3], mem[2], mem[1], mem[0]} = 32'b00000000000000000000010_000001_0000011; // lw x1, 0(x0)
{mem[7], mem[6], mem[5], mem[4]} = 32'b0000000_000001_110_00100_0110011; // or x4, x1, x0
{mem[11], mem[10], mem[9], mem[8]} = 32'b0000000_00100_00000_010_01100_0100011; // sw x4, 12(x0)
```

```
\{mem[15], mem[14], mem[13], mem[12]\} = 32'd15;
```



# Test5:



### Test6:

{mem[23], mem[22], mem[21], mem[20]} = 32'b00000000000000000000000000000011; // 3
{mem[27], mem[26], mem[25], mem[24]} = 32'b0000000000000000000000000000011; // 7



# 7. Bonus:

- Suggest and implement a different solution to handle the structural hazard introduced by the single memory requirement => we stall once we detect an active MemRead or MemWrite signal.
- Provide a test program generator => we wrote a python program that generates the assembly code along with its machine code.