

## Objectives:

- Designing and Implementing 8-Bit ALU in Behavioral and Structural methods as shown in figure (1-1).
- Performing the time and power analysis.
- Improving the design metrics to achieve optimized design.




Figure (1-Error! No text of specified style in document.-1): ALU 8 bit

S0	S1	S2	S3	F	Description
0	0	0	0	A+B	Add
0	0	0	1	A-B	Subtract
0	0	1	1	B'+1	2's Complement
1	0	0	0	A AND B	AND
1	0	0	1	A XOR B	XOR
1	0	1	0	A OR B	OR
1	0	1	1	B'	1's Complement
1	1	0	0	A → →	RIGHT ROTATE
1	1	0	1	← ← A	LEFT ROTATE
1	1	1	0	A →	RIGHT SHIFT
1	1	1	1	← A	LEFT SHIFT

Error! No text of specified style in document.2

## Behavioral Method:

- We start by declaring inputs and outputs and their sizes for the ALU in *figure (1-1)*.
- We select what function (Arithmetic or Logic or Shift) will be performed according to the selection input as shown in figure (1-2).
- We expressed the *overflow*, *zero*, *A>B*, *A<B* and *A=B* as shown in figure (1-3).
- The change in output only occurs when the clock reaches its positive edge.
- Notice the truth table in figure (1-2), You will figure out that:
  - Arithmetic operations will occur when the  $S_0$  and  $S_1$  become 0.
  - Logic operations will occur when the  $S_0$  becomes 1 and  $S_1$  becomes 0.
  - Shift operations will occur when the  $S_0$  and  $S_1$  becomes 1.
- The selections  $S_3$  and  $S_4$  will determine the internal operations in each unit.

```
2 module ALU_8(input [7:0] A,input [7:0] B,input clk, input cin,
3 input [3:0] s, output reg A_EQUAL_B,output reg A_GREATER_B,output reg A_SMALLER_B ,
4 output reg CARRY,output reg ZERO , output reg OVERFLOW ,
5 output reg[7:0] F);
6
7 always @(posedge clk)
8 begin
9 //ARITHMETIC
10 if(s[3:2] == 2'b00)
11 begin
12 A_EQUAL_B <= (A==B ? 1'b1:1'b0);
13 A_GREATER_B <= (A>B ? 1'b1:1'b0);
14 A_SMALLER_B <= (A<B ? 1'b1:1'b0);
15 //A+B
16 if(s[1:0] == 2'b00)
17 begin
18 {CARRY,F} <= A+B+cin;
19 if(F==8'b0)ZERO <= 1'b1;
20 else ZERO <= 1'b0;
21 if(~F[7]&A[7]&B[7])OVERFLOW <= 1'b1;///COMMENT
22 else OVERFLOW <= 1'b0;
23 end
24 //A-B
25 else if(s[1:0] == 2'b01)
26 begin
27 {CARRY,F} <= A-B;
28 ZERO <= (F==8'b0 ? 1'b1:1'b0);
29 if(~F[7]&A[7]&B[7])OVERFLOW <= 1'b1;///COMMENT
30 else OVERFLOW <= 1'b0;
31 end
32 //2's complement
33 else if(s[1:0] == 2'b11)
34 begin
35 {CARRY,F} <= ~B+8'b00000001;
36 ZERO <= (F==8'b0 ? 1'b1:1'b0);
37 if(~F[7]&A[7]&B[7])OVERFLOW <= 1'b1;///COMMENT
38 else OVERFLOW <= 1'b0;
39 end
```

figure1-3: Arithmetic unit

```

40   end
41
42   //LOGIC UNIT
43   else if(s[3:2] == 2'b10)
44   begin
45       if(s[1:0] == 2'b00)
46       begin
47           F <= A&B;
48       end
49       if(s[1:0] == 2'b01)
50       begin
51           F <= A^B;
52       end
53       if(s[1:0] == 2'b10)
54       begin
55           F <= A|B;
56       end
57       if(s[1:0] == 2'b11)
58       begin
59           F <= ~B;
60       end
61   end
62   end

```

Figure1-4: Logic unit

```

63   //shift UNIT
64   else if(s[3:2] == 2'b11)
65   begin
66       //right rotate
67       if(s[1:0] == 2'b00)
68       begin
69           F <= {A[0],A[7:1]};
70       end
71       //left rotate
72       if(s[1:0] == 2'b01)
73       begin
74           F <= {A[6:0],A[7]};
75       end
76       //right shift
77       if(s[1:0] == 2'b10)
78       begin
79           F <= A>>1;
80       end
81       //left shift
82       if(s[1:0] == 2'b11)
83       begin
84           F <= A<<1;
85       end
86   end
87
88   end
89   endmodule

```

Figure1-4: Shift unit

## Test bench:

- Starting by instantiating an object from ALU module.
- Declaring the clock to change the inputs according to the clock signal.
- We build a task called CHECK to make sure that the expected outputs are the same as the actual outputs and display them as shown in figure (1-6).
- Some Inputs Values and their expected outputs can be found in figure (1-7).
- The simulation outputs will be found in figures (1-8) and (1-9).

```
91
92 module ALU_8_tb();
93     reg cin , clk;
94     reg [7:0] A;
95     reg [7:0] B;
96     reg [3:0] S;
97     wire [7:0] F;
98     wire A_EQUAL_B, A_GREATER_B, A_SMALLER_B , CARRY, ZERO , OVERFLOW ;
99
100     ALU_8 obj(.A(A), .B(B),.cin(cin), .s(S),.F(F),.OVERFLOW(OVERFLOW),.ZERO(ZERO),.CARRY(CARRY),
101     .A_SMALLER_B(A_SMALLER_B),.A_GREATER_B(A_GREATER_B),.A_EQUAL_B(A_EQUAL_B),.clk(clk));
102
103     initial begin
104         clk = 1;
105         forever #1 clk = ~clk; // Invert every 5 time units (adjust as needed)
106     end
```

Error! No text of specified style in document.5

```
147 task check (input[7:0] out);
148 begin
149     if (out == F)
150         $display("Test case is successful for F = %b and S = %b,OVERFLOW = %b , ZERO = %b , CARRY = %b , A_SMALLER_B = %b , A_GREATER_B = %b , A_EQUAL_B = %b"
151         , F, S,OVERFLOW,ZERO,CARRY,A_SMALLER_B,A_GREATER_B,A_EQUAL_B);
152     else
153         $display("Test case is failed for A = %b, B = %b, S = %b, F = %b , OUT = %B", A, B, S, F,out);
154     end
155 endtask
156 endmodule
```

Figure1-6: CHECK task used to make sure that the expected output is the same as the actual output.

```

108 initial
109 begin
110 A = 8'b11111111; B = 8'b11111111; cin = 1'b0; S = 4'b0000; //ADD carry = 1
111 #2
112 check(8'b11111110);
113 A = 8'b00000010; B = 8'b00000011; cin = 1'b0 ; S = 4'b0001; //SUB 2-3
114 #2
115 check(8'b11111111);
116 A = 8'b00000010; B = 8'b00000011; S = 4'b0011; //2's complement
117 #2
118 check(8'b11111101);
119 A = 8'b00000010; B = 8'b00000011; S = 4'b1000; //AND
120 #2
121 check(8'b00000010);
122 A = 8'b00000010; B = 8'b00000011; S = 4'b1001; //XOR
123 #2
124 check(8'b00000001);
125 A = 8'b00000010; B = 8'b00000011; S = 4'b1010; //OR
126 #2
127 check(8'b00000011);
128 A = 8'b00000010; B = 8'b00000011; S = 4'b1011; //1's complement
129 #2
130 check(8'b11111100);
131 A = 8'b00000010; B = 8'b00000011; S = 4'b1100; //right rotate
132 #2
133 check(8'b00000001);
134 A = 8'b00000010; B = 8'b00000011; S = 4'b1101; //left rotate
135 #2
136 check(8'b00000100);
137
138 A = 8'b00000010; B = 8'b00000011; S = 4'b1110; //right shift
139 #2
140 check(8'b00000001);
141
142 A = 8'b00000010; B = 8'b00000011; S = 4'b1111; //left shift
143 #2
144 check(8'b00000100);
145 end

```

Figure1-7

## Simulation Results:




Figure1-8: wave

```
# Test case is successful for F = 11111110 and S = 0000,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 0 , A_GREATER_B = 0 , A_EQUAL_B = 1
# Test case is successful for F = 11111111 and S = 0001,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_EQUAL_B = 0
# Test case is successful for F = 11111101 and S = 0011,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_EQUAL_B = 0
# Test case is successful for F = 00000010 and S = 1000,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_EQUAL_B = 0
# Test case is successful for F = 00000001 and S = 1001,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_EQUAL_B = 0
# Test case is successful for F = 00000011 and S = 1010,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_EQUAL_B = 0
# Test case is successful for F = 11111100 and S = 1011,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_EQUAL_B = 0
# Test case is successful for F = 00000001 and S = 1100,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_EQUAL_B = 0
# Test case is successful for F = 00000100 and S = 1101,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_EQUAL_B = 0
# Test case is successful for F = 00000001 and S = 1110,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_EQUAL_B = 0
# Test case is successful for F = 00000100 and S = 1111,OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_EQUAL_B = 0
```

Figure 1-10: test bench results



Timing Analyzer						
Summary						
Parallel Compilation						
Clocks						
Slow 1100mV 85C Model						
Slow 1100mV 0C Model						
Fast 1100mV 85C Model						
Fast 1100mV 0C Model						
Multicorner Timing Analysis Summary						
Advanced I/O Timing						
Clock Transfers						
Report TCCS						
Report RSKM						
Unconstrained Paths						

<<Filter>>						
	Clock Name	Type	Period	Frequency	Rise	Fall
1	clk	Base	1.000	1000.0 MHz	0.000	0.500

Figure 1-11

Slow 1100mV 85C Model Fmax Summary				
<<Filter>>				
	Fmax	Restricted Fmax	Clock Name	Note
1	513.87 MHz	513.87 MHz	clk	

Figure 1-12 FMAX Before sitting the clock period.



Clocks						
<<Filter>>						
	Clock Name	Type	Period	Frequency	Rise	Fall
1	clk	Base	1.946	513.87 MHz	0.000	0.973

Figure 1-13

Slow 1100mV 85C Model Fmax Summary				
<<Filter>>				
	Fmax	Restricted Fmax	Clock Name	Note
1	543.18 MHz	543.18 MHz	clk	

Figure1-14

Slow 1100mV 85C Model Setup Summary				Slow 1100mV 85C Model Hold Summary			
<<Filter>>				<<Filter>>			
	Clock	Slack	End Point TNS		Clock	Slack	End Point TNS
1	clk	0.105	0.000	1	clk	0.538	0.000

Figure1-15

## Power Analysis:

- We can decrease the power dissipation by adding enable wires to the design in order to control which unit should be enabled.


Power Analyzer Summary	
 <<Filter>>	
Power Analyzer Status	Successful - Mon Dec 18 23:37:43 2023
Quartus Prime Version	22.1std.0 Build 915 10/25/2022 SC Lite Edition
Revision Name	ALU_8
Top-level Entity Name	ALU_8
Family	Cyclone V
Device	5CGXFC7C7F23C8
Power Models	Final
Total Thermal Power Dissipation	375.17 mW
Core Dynamic Thermal Power Dissipation	3.92 mW
Core Static Thermal Power Dissipation	349.58 mW
I/O Thermal Power Dissipation	21.66 mW
Power Estimation Confidence	Low: user provided insufficient toggle rate data

Figure1-16

## Structural Method:

- We described each unit in structural way and separated each unit in file.
- The top module is shown in figure (2-1).
- The top module contains the instantiation of other modules (ARITHMETIC, LOGIC, SHIFT).
- We added an enable pin to control the Alu operations to optimize the power consumption.
- If we return to the selection table in figure (1.2), we will find that the units depend on  $s_0$  and  $s_1$  as we mentioned before. So, the (always block) contain a case statement the initialize the required enable according to the selection.

```
1 module ALU_8(input [7:0] A,input [7:0] B,input clk, input cin,  
2 input [3:0] s, output A_EQUAL_B,output A_GREATER_B,output A_SMALLER_B ,  
3 output CARRY,output ZERO , output OVERFLOW ,output [7:0]F);  
4  
5 reg en_AR,en_LO,en_SH;  
6 wire [7:0]F_AR,F_LO,F_SH;  
7 wire [7:0] F_CON;  
8  
9 ARITH obj1(.en(en_AR),.A(A),.B(B),.cin(cin),.s(s[1:0]),.OVERFLOW(OVERFLOW),.F_AR(F_AR),.CARRY(CARRY),.A_EQUAL_B(A_EQUAL_B)  
10 ,.A_GREATER_B(A_GREATER_B),.A_SMALLER_B(A_SMALLER_B),.zero(ZERO));  
11  
12 LOGIC obj2(.en(en_LO),.A(A),.B(B),.s(s[1:0]),.F_LO(F_LO));  
13  
14 SHIFT obj3(.en(en_SH),.s(s[1:0]),.A(A),.F_SH(F_SH));  
15  
16 CONTROL obj4(.F_LO(F_LO),.F_SH(F_SH),.F_AR(F_AR),.s(s[3:2]),.F_CON(F_CON));  
17  
18 //REGISTER obj5(.w(F_CON),.clk(clk),.F_R(F));  
19  
20 assign F = F_CON;  
21 always @(posedge clk)  
22 begin  
23 case(s[3:2])  
24 2'b00:begin en_AR = 1'b1;en_LO = 1'b0;en_SH=1'b0; end  
25 2'b01:begin en_AR = 1'b0;en_LO = 1'b1;en_SH=1'b0; end  
26 2'b10:begin en_AR = 1'b0;en_LO = 1'b0;en_SH=1'b1; end  
27 2'b11:begin en_AR = 1'b0;en_LO = 1'b0;en_SH=1'b1; end  
28 endcase  
29 //display("w = %b , F_R = %b", obj5.w,obj5.F_R);  
30 end  
31 endmodule  
//enable for arith &logic&shift
```

Figure 2-1: the top module

- The logic module contains the logic operations and, It is controlled by selection  $S_3$  and  $S_4$ .

```

1  module LOGIC(input en,input [7:0]A,input [7:0]B,input [1:0]s,
2  output reg [7:0]F_LO
3  );
4  always @(*)
5  begin
6  if(en == 1'b1)begin
7      if(s[1:0] == 2'b00)
8      begin
9          F_LO <= A&B;
10         end
11         if(s[1:0] == 2'b01)
12         begin
13             F_LO <= A^B;
14             end
15             if(s[1:0] == 2'b10)
16             begin
17                 F_LO <= A|B;
18                 end
19                 if(s[1:0] == 2'b11)
20                 begin
21                     F_LO <= ~B;
22                     end
23             end
24         end
25     endmodule

```

Figure2-2: Logic unit module.

- SHIFT unit that contains shift and rotate operations

```

1  module SHIFT(
2  input en,input [1:0] s,input[7:0]A,
3  output reg [7:0]F_SH
4  );
5  |
6  always @(*)
7  begin
8  if(en == 1'b1)begin
9      if(s[1:0] == 2'b00)
10         begin
11             F_SH <= {A[0],A[7:1]};
12             end
13             //left rotate
14             if(s[1:0] == 2'b01)
15             begin
16                 F_SH <= {A[6:0],A[7]};
17                 end
18                 //right shift
19                 if(s[1:0] == 2'b10)
20                 begin
21                     F_SH <= A>>1;
22                     end
23                     //left shift
24                     if(s[1:0] == 2'b11)
25                     begin
26                         F_SH <= A<<1;
27                         end
28                 end
29             end
30         endmodule

```

Figure 2-3: SHIFT UNIT

- Multiplexer module has 2 inputs and 1 output.

Ln#	
1	module MUX_2_1(
2	input [7:0] w1,input [7:0] w2,input s,
3	output [7:0] F_M
4	);
5	assign F_M = ((s) ? w2:w1);
6	
7	endmodule

Figure 2-4: MUX unit

- Arithmetic Unit shown in figures (2-5.1 and 2-5.2) contains three modules:

➤ 8-Bit Full Adder.

```

1 module XOR_gate(input A, input B, output Y);
2     assign Y = A ^ B;
3 endmodule
4 module AND_gate(input A, input B, output Y);
5     assign Y = A & B;
6 endmodule
7 module OR_gate(input A, input B, output Y);
8     assign Y = A | B;
9 endmodule
10 module NOT_gate(input A, output Y);
11     assign Y = ~A;
12 endmodule
13 module FullAdder(input A, input B, input Cin, output Sum, output Cout);
14     // XOR gates for sum and intermediate carry
15     XOR_gate xor1(A, B, S0);
16     XOR_gate xor2(S0, Cin, Sum);
17
18     // AND gates for generating carries
19     AND_gate and1(A, B, C1);
20     AND_gate and2(S0, Cin, C2);
21     AND_gate and3(A, Cin, C3);
22
23     // OR gates for final carry-out
24     OR_gate or1(C1, C2, C4);
25     OR_gate or2(C3, C4, Cout);
26 endmodule
27 module EightBitFullAdder(input [7:0] A, input [7:0] B, input Cin, output [7:0] Sum, output Cout,output OVERFLOW);
28     wire [7:0] C;
29     FullAdder f0(A[0], B[0], Cin, Sum[0], C[0]);
30     FullAdder f1(A[1], B[1], C[0], Sum[1], C[1]);
31     FullAdder f2(A[2], B[2], C[1], Sum[2], C[2]);
32     FullAdder f3(A[3], B[3], C[2], Sum[3], C[3]);
33     FullAdder f4(A[4], B[4], C[3], Sum[4], C[4]);
34     FullAdder f5(A[5], B[5], C[4], Sum[5], C[5]);
35     FullAdder f6(A[6], B[6], C[5], Sum[6], C[6]);
36     FullAdder f7(A[7], B[7], C[6], Sum[7], Cout);
37     //assign OVERFLOW = C[6]^Cout; i will do it behav
38 endmodule

```

## ➤ 8-Bit Full Subtractor.

```

40 module FullSubtractor(input A, input B, input Bin, output Dif, output Bout);
41     wire D1, D2, D3, B1, B2;
42
43     // XOR gates for difference and intermediate borrow
44     XOR_gate xor1(A, B, D1);
45     XOR_gate xor2(D1, Bin, Dif);
46
47     // AND gates for generating borrows
48     AND_gate and1(~A, B, B1);
49     AND_gate and2(~D1, Bin, B2);
50     AND_gate and3(A, Bin, D2);
51
52     // OR gates for final borrow-out
53     OR_gate or1(B1, B2, Bout);
54     OR_gate or2(D2, Bout, D3);
55 endmodule
56
57 module EightBitFullSubtractor(input [7:0] A, input [7:0] B, input Bin, output [7:0] Dif, output Bout, output OVERFLOW);
58     wire [7:0] Bouts;
59
60     // Instantiate eight full subtractors
61     FullSubtractor fs0(A[0], B[0], Bin, Dif[0], Bouts[0]);
62     FullSubtractor fs1(A[1], B[1], Bouts[0], Dif[1], Bouts[1]);
63     FullSubtractor fs2(A[2], B[2], Bouts[1], Dif[2], Bouts[2]);
64     FullSubtractor fs3(A[3], B[3], Bouts[2], Dif[3], Bouts[3]);
65     FullSubtractor fs4(A[4], B[4], Bouts[3], Dif[4], Bouts[4]);
66     FullSubtractor fs5(A[5], B[5], Bouts[4], Dif[5], Bouts[5]);
67     FullSubtractor fs6(A[6], B[6], Bouts[5], Dif[6], Bouts[6]);
68     FullSubtractor fs7(A[7], B[7], Bouts[6], Dif[7], Bout);
69     //xor (OVERFLOW,Bouts[6],Bout);i will do it behav
70 endmodule

```

## ➤ 8-Bit two's Complement.

```

72 module TwosComplement(input [7:0] A, output [7:0] TwosComp ,output T_C,output OVERFLOW);
73     wire [7:0] onesComplement;
74     wire [7:0] C;
75
76     // ones' complement using XOR gates
77     XOR_gate xor0(A[0], 1'b1, onesComplement[0]);
78     XOR_gate xor1(A[1], 1'b1, onesComplement[1]);
79     XOR_gate xor2(A[2], 1'b1, onesComplement[2]);
80     XOR_gate xor3(A[3], 1'b1, onesComplement[3]);
81     XOR_gate xor4(A[4], 1'b1, onesComplement[4]);
82     XOR_gate xor5(A[5], 1'b1, onesComplement[5]);
83     XOR_gate xor6(A[6], 1'b1, onesComplement[6]);
84     XOR_gate xor7(A[7], 1'b1, onesComplement[7]);
85
86     FullAdder fa0(onesComplement[0], 1'b1, 1'b0, TwosComp[0], C[0]);
87     FullAdder fa1(onesComplement[1], 1'b0, C[0], TwosComp[1], C[1]);
88     FullAdder fa2(onesComplement[2], 1'b0, C[1], TwosComp[2], C[2]);
89     FullAdder fa3(onesComplement[3], 1'b0, C[2], TwosComp[3], C[3]);
90     FullAdder fa4(onesComplement[4], 1'b0, C[3], TwosComp[4], C[4]);
91     FullAdder fa5(onesComplement[5], 1'b0, C[4], TwosComp[5], C[5]);
92     FullAdder fa6(onesComplement[6], 1'b0, C[5], TwosComp[6], C[6]);
93     FullAdder fa7(onesComplement[7], 1'b0, C[6], TwosComp[7], T_C);
94     //assign OVERFLOW = C[6]^T_C;i will do it behav
95 endmodule

```

```

module ARITH(input en,input [7:0] A, input [7:0] B, input cin ,
  input [1:0]s,output reg OVERFLOW, output reg [7:0] F_AR ,output reg CARRY ,
  output reg A_EQUAL_B,output reg A_GREATER_B,output reg A_SMALLER_B,
  output reg zero
);
  wire [7:0] Sum;
  wire Cout,oa;
  wire [7:0] Subtr;
  wire Bout,os;
  wire [7:0] TwosComp;
  wire T_C,ot;

  // Instantiate the 8-bit full adder
  EightBitFullAdder fa(A, B, cin, Sum,Cout,oa);
  EightBitFullSubtractor sub(A,B,cin,Subtr,Bout,os);
  TwosComplement tw(B,TwosComp,T_C,ot);

```

Figure2-5.1: ARITHMETIC TOP MODULE

```

always @(*)
begin
  if(en == 1'b1)begin
    A_EQUAL_B <= (A==B ? 1'b1:1'b0);
    A_GREATER_B <= (A>B ? 1'b1:1'b0);
    A_SMALLER_B <= (A<B ? 1'b1:1'b0);
  if(en)begin
    end
    case(s)
    2'b00: begin
      F_AR <= Sum;
      CARRY <= Cout;
      OVERFLOW <= oa;
    end
    2'b01:begin
      F_AR <= Subtr;
      CARRY <= Bout;
      OVERFLOW <= os;
    end
    2'b11: begin
      F_AR <= TwosComp;
      CARRY <= T_C;
      OVERFLOW <= ot;
    end
  endcase
  if(~F_AR[7]&A[7]&B[7])OVERFLOW <= 1'b1;///COMMENT
  else OVERFLOW <= 1'b0;
  zero <= (F_AR==8'b0 ? 1'b1:1'b0);
end
end
endmodule

```

Figure2-5.2 Arithmetic flags

- Finally, we have the control unit as shown in figure (2-6) which uses the 2-1 MUX module we had built to assign the output F to be the result of one of the three units' output (Arithmetic, Logic and shift) according to the selection.


```

1 module CONTROL(output [7:0]F_CON, input wire[1:0]s,
2   input wire [7:0] F_AR,input wire [7:0] F_LO,input wire [7:0] F_SH
3   );
4   wire [7:0] FM_LO_SH;
5   MUX_2_1 LO_SH(.w1(F_LO),.w2(F_SH),.s(s[0]),.F_M(FM_LO_SH));
6   MUX_2_1 AR_LH(.w1(F_AR),.w2(FM_LO_SH),.s(s[1]),.F_M(F_CON));
7   endmodule

```


Figure 2-6: Control Unit

## Simulation results:





## RTL VIEW:




## Test bench results:

- We applied the same test bench of the behavioral method.

```
# Test case is successful for F = 11111110 and S = 0000, OVERFLOW = 0, ZERO = 0, CARRY = 1, A_SMALLER_B = 0, A_GREATER_B = 0, A_EQUAL_B = 1
# Test case is successful for F = 11111111 and S = 0001, OVERFLOW = 0, ZERO = 0, CARRY = 1, A_SMALLER_B = 1, A_GREATER_B = 0, A_EQUAL_B = 0
# Test case is successful for F = 11111101 and S = 0011, OVERFLOW = 0, ZERO = 0, CARRY = 0, A_SMALLER_B = 1, A_GREATER_B = 0, A_EQUAL_B = 0
# Test case is successful for F = 00000010 and S = 1000, OVERFLOW = 0, ZERO = 0, CARRY = 0, A_SMALLER_B = 1, A_GREATER_B = 0, A_EQUAL_B = 0
# Test case is successful for F = 00000001 and S = 1001, OVERFLOW = 0, ZERO = 0, CARRY = 0, A_SMALLER_B = 1, A_GREATER_B = 0, A_EQUAL_B = 0
# Test case is successful for F = 00000011 and S = 1010, OVERFLOW = 0, ZERO = 0, CARRY = 0, A_SMALLER_B = 1, A_GREATER_B = 0, A_EQUAL_B = 0
# Test case is successful for F = 11111100 and S = 1011, OVERFLOW = 0, ZERO = 0, CARRY = 0, A_SMALLER_B = 1, A_GREATER_B = 0, A_EQUAL_B = 0
# Test case is successful for F = 00000001 and S = 1100, OVERFLOW = 0, ZERO = 0, CARRY = 0, A_SMALLER_B = 1, A_GREATER_B = 0, A_EQUAL_B = 0
# Test case is successful for F = 00000100 and S = 1101, OVERFLOW = 0, ZERO = 0, CARRY = 0, A_SMALLER_B = 1, A_GREATER_B = 0, A_EQUAL_B = 0
# Test case is successful for F = 00000001 and S = 1110, OVERFLOW = 0, ZERO = 0, CARRY = 0, A_SMALLER_B = 1, A_GREATER_B = 0, A_EQUAL_B = 0
# Test case is successful for F = 00000100 and S = 1111, OVERFLOW = 0, ZERO = 0, CARRY = 0, A_SMALLER_B = 1, A_GREATER_B = 0, A_EQUAL_B = 0
```

## Time analysis:

- The period before modification appears in figure (2-7).
- We need to set the frequency of the clock [clk] to be under restricted frequency. 513.87 MHz as shown in figure (2-11).
- The suitable period time is 1.946 ns.
- Our focus will be the worst case here [slow 1100mv 85c model].



Flow Suppressed Messages
Assembler
Timing Analyzer
Summary
Parallel Compilation
<b>Clocks</b>
Slow 1100mV 85C Model
Slow 1100mV 0C Model
Fast 1100mV 85C Model
Fast 1100mV 0C Model
Multicorner Timing Analysis Summary
Advanced I/O Timing
Clock Transfers
Report TCCS

	Clock Name	Type	Period	Frequency	Rise	Fall
1	clk	Base	1.000	1000.0 MHz	0.000	0.500
2	en_AR	Base	1.000	1000.0 MHz	0.000	0.500
3	en_LO	Base	1.000	1000.0 MHz	0.000	0.500
4	en_SH	Base	1.000	1000.0 MHz	0.000	0.500
5	s[0]	Base	1.000	1000.0 MHz	0.000	0.500

Figure Error! No text of specified style in document.-2-7

Slow 1100mV 85C Model Fmax Summary				
<<Filter>>				
	Fmax	Restricted Fmax	Clock Name	Note
1	49.08 MHz	49.08 MHz	s[0]	
2	210.93 MHz	210.93 MHz	en_AR	

Figure 2-8: max frequency before modification

Slow 1100mV 85C Model Setup Summary			
<<Filter>>			
	Clock	Slack	End Point TNS
1	en_AR	-13.014	-121.068
2	s[0]	-9.687	-75.625
3	en_SH	-7.210	-56.387
4	en_LO	-7.148	-56.505

Figure 2-9: setup time before modification

Slow 1100mV 85C Model Hold Summary			
<<Filter>>			
	Clock	Slack	End Point TNS
1	en_AR	1.877	0.000
2	s[0]	2.051	0.000
3	en_SH	3.235	0.000
4	en_LO	3.315	0.000

Figure 2-10: hold time before modification.

Clocks						
<<Filter>>						
	Clock Name	Type	Period	Frequency	Rise	Fall
1	clk	Base	1.946	513.87 MHz	0.000	0.973
2	en_AR	Base	10.000	100.0 MHz	0.000	5.000
3	en_LO	Base	4.740	210.97 MHz	0.000	2.370
4	en_SH	Base	1.000	1000.0 MHz	0.000	0.500
5	s[0]	Base	20.408	49.0 MHz	0.000	10.200

Figure 2-11: clocks after modification

## Power analysis:

- WE can notice that the power dissipation decreased because we used the enables inputs.


Power Analyzer Summary	
 <<Filter>>	
Power Analyzer Status	Successful - Tue Dec 19 04:11:14 2023
Quartus Prime Version	22.1std.0 Build 915 10/25/2022 SC Lite Edition
Revision Name	ALU_ST
Top-level Entity Name	ALU_ST
Family	Cyclone V
Device	5CGXFC7C7F23C8
Power Models	Final
Total Thermal Power Dissipation	362.73 mW
Core Dynamic Thermal Power Dissipation	5.08 mW
Core Static Thermal Power Dissipation	349.51 mW
I/O Thermal Power Dissipation	8.15 mW
Power Estimation Confidence	Low: user provided insufficient toggle rate data

Figure 2-12