Objectives:

- Designing and Implementing 8-Bit ALU in Behavioral and Structural methods as shown in figure (1-1).
- Performing the time and power analysis.
- Improving the design metrics to achieve optimized design.




Figure (1-Error! No text of specified style in document.-1): ALU 8 bit

S0	S1	S2	S3	F	Description
0	0	0	0	A+B	Add
0	0	0	1	A-B	Subtract
0	0	1	1	B'+1	2's Complement
1	0	0	0	A AND B	AND
1	0	0	1	A XOR B	XOR
1	0	1	0	A OR B	OR
1	0	1	1	B'	1's Complement
1	1	0	0	$\mathbf{A} \to \to$	RIGHT ROTATE
1	1	0	1	\leftarrow \leftarrow \mathbf{A}	LEFT ROTATE
1	1	1	0	$\mathbf{A} \rightarrow$	RIGHT SHIFT
1	1	1	1	← A	LEFT SHIFT

Error! No text of specified style in document.2

Behavioral Method:

- We start by declaring inputs and outputs and their sizes for the ALU in figure (1-1).
- We select what function (Arithmetic or Logic or Shift) will be performed according to the selection input as shown in figure (1-2).
- We expressed the overflow, zero, A>B, A<B and A=B as shown in figure (1-3).
- The change in output only occurs when the clock reaches its positive edge.
- Notice the truth table in figure (1-2), You will figure out that:
 - \triangleright Arithmetic operations will occur when the S₀ and S₁ become 0.
 - \triangleright Logic operations will occur when the S₀ becomes 1 and S₁ becomes 0.
 - \triangleright Shift operations will occur when the S₀ and S₁ becomes 1.
- The selections S₃ and S₄ will determine the internal operations in each unit.

```
module ALU_8(input [7:0] A,input [7:0] B,input clk, input cin,
       input [3:0] s, output reg A_EQUAL_B, output reg A_GREATER_B, output reg A_SMALLER_B ,
      output reg CARRY, output reg ZERO , output reg OVERFLOW ,
5
     - output reg[7:0] F);
      always @(posedge clk)
   □ begin
      //ARITHMETIC
10
      if(s[3:2] == 2'b00)
11
    □ begin
     A EQUAL B <= (A==B ? 1'b1:1'b0);
12
      A_GREATER_B <= (A>B ? 1'b1:1'b0);
13
14
      A SMALLER_B <= (A<B ? 1'b1:1'b0);
15
               if(s[1:0] == 2'b00)
16
17
              begin
              {CARRY, F} <= A+B+cin;
19
              if (F==8'b0) ZERO <= 1'b1;
20
              else ZERO <= 1'b0:
              if (~F[7]&A[7]&B[7]) OVERFLOW <= 1'b1;///COMMENT
21
22
              else OVERFLOW <= 1'b0;</pre>
23
               end
      //A-B
24
25
               else if(s[1:0] == 2'b01)
26
              begin
27
               {CARRY, F} <= A-B;
              ZERO <= (F==8'b0 ? 1'b1:1'b0);</pre>
28
29
              if (~F[7]&A[7]&B[7])OVERFLOW <= 1'b1;///COMMENT
30
              else OVERFLOW <= 1'b0;
31
              end
32
      //2's complement
33
              else if(s[1:0] == 2'b11)
34 🖨
              begin
35
              {CARRY, F} <= ~B+8'b000000001;
36
              ZERO <= (F==8'b0 ? 1'b1:1'b0);
              if (~F[7]&A[7]&B[7])OVERFLOW <= 1'b1;///COMMENT
37
              else OVERFLOW <= 1'b0;
38
39
               end
```

figure 1-3: Arithmetic unit

```
40 - end
 41
       //LOGIC UNIT
else if(s[3:2] == 2'b10)
 42
 43
 44 🛱 begin
 45
                if(s[1:0] == 2'b00)
 46
      阜
               begin
 47
               F <= A&B;
 48
               end
 49
               if(s[1:0] == 2'b01)
      白
 50
               begin
 51
               F <= A^B;
 52
               end
 53
               if(s[1:0] == 2'b10)
      中
              begin
 54
 55
               F \leq A \mid B;
 56
               end
 57
               if(s[1:0] == 2'b11)
      白
 58
               begin
 59
               F <= ~B;
 60
               end
 61
62 - end
```

Figure 1-4: Logic unit

```
63 //shift UNIT
 64
      else if(s[3:2] == 2'bll)
 65 🛱 begin
      //right rotate
 66
 67
               if(s[1:0] == 2'b00)
 68
     中
               begin
 69
               F \le \{A[0], A[7:1]\};
 70
               end
 71
               //left rotate
 72
               if(s[1:0] == 2'b01)
      中
 73
               begin
 74
               F <= {A[6:0],A[7]};</pre>
 75
               end
 76
               //right shift
 77
              if(s[1:0] == 2'b10)
 78
     中
              begin
 79
              F <= A>>1;
               end
 80
               //left shift
 81
               if(s[1:0] == 2'bll)
 82
 83
     中
               begin
 84
               F <= A<<1;
 85
               end
 86
      end
 87
      end
endmodule
 88
```

Figure 1-4: Shift unit

Test bench:

- Starting by instantiating an object from ALU module.
- Declaring the clock to change the inputs according to the clock signal.
- We build a task called <u>CHECK</u> to make sure that the expected outputs are the same as the actual outputs and display them as shown in figure (1-6).
- Some Inputs Values and their expected outputs can be found in figure (1-7).
- The simulation outputs will be found in figures (1-8) and (1-9).

```
91
     pmodule ALU_8_tb();
92
93
      reg cin , clk;
94
      reg [7:0] A;
95
      reg [7:0] B;
96
       reg [3:0] S;
      wire [7:0] F;
97
      wire A_EQUAL_B, A_GREATER_B, A_SMALLER_B , CARRY, ZERO , OVERFLOW ;
98
99
100 🛱 ALU_8 obj(.A(A), .B(B),.cin(cin), .s(S),.F(F),.OVERFLOW(OVERFLOW),.ZERO(ZERO),.CARRY(CARRY),
101
     - .A_SMALLER_B(A_SMALLER_B),.A_GREATER_B(A_GREATER_B),.A_EQUAL_B(A_EQUAL_B),.clk(clk));
102
103 | initial begin
104
          clk = 1;
105
           forever #1 clk = ~clk; // Invert every 5 time units (adjust as needed)
106
```

Error! No text of specified style in document.5

```
task check (input[7:0] out);

task c
```

Figure 1-6: CHECK task used to make sure that the expected output is the same as the actual output.

```
108
       initial
      □ begin
109
110
        A = 8'b11111111; B = 8'b111111111; cin = 1'b0; S = 4'b0000; //ADD carry = 1
111
112
        check(8'b111111110);
        A = 8'b00000010; B = 8'b000000011; cin = 1'b0 ; S = 4'b0001; //SUB 2-3
113
114
115
        check('blllllllll);
116
        A = 8'b00000010; B = 8'b00000011; S = 4'b0011; //2's complement
117
        #2
118
        check(8'b111111101);
119
        A = 8'b00000010; B=8'b00000011; S = 4'b1000; //AND
120
        #2
121
        check(8'b00000010);
122
        A = 8'b00000010; B=8'b00000011; S = 4'b1001; //XOR
123
124
        check(8'b00000001);
125
        A = 8'b00000010; B=8'b00000011; S = 4'b1010; //OR
126
127
        check(8'b00000011);
128
        A = 8'b00000010; B=8'b00000011; S = 4'b1011; //1's complement
129
        #2
130
        check(8'b111111100);
131
        A = 8'b00000010; B=8'b000000011; S = 4'b1100; //right rotate
132
        #2
133
        check(8'b00000001);
134
        A= 8'b00000010; B=8'b00000011; S = 4'b1101; //left rotate
135
        #2
136
        check(8'b00000100);
137
138
        A = 8'b00000010; B=8'b000000011; S = 4'b1110; //right shift
139
        #2
140
        check(8'b00000001);
141
142
        A = 8'b00000010; B=8'b00000011; S = 4'b1111; //left shift
143
144
        check(8'b00000100);
145
           end
```

Figure1-7

Simulation Results:




Figure 1-8: wave

```
# Test case is successful for F = 11111110 and S = 0000,0VERFLOW = 0 , ZERO = 0 ,
# Test case is successful for F = 11111111 and S = 0001,0VERFLOW = 0 , ZERO = 0 ,
# Test case is successful for F = 11111101 and S = 0011,0VERFLOW = 0 , ZERO = 0 ,
# Test case is successful for F = 00000010 and S = 1000,0VERFLOW = 0 , ZERO = 0 ,
                                                                                                                                                                                                                                                                 CARRY = 1 , A_SMALLER_B = 0 , A_GREATER_B = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 ,
                                                                                                                                                                                                                                                                                                                                                                                                                       A_EQUAL_B = 1
A_EQUAL_B = 0
                                                                                                                                                                                                                                                                                                                                                                                                                       A_EQUAL_B = 0
A_EQUAL_B = 0
       Test case is successful for F = 00000010 and S = 1000,0VERFLOW = 0 , ZERO = 0 , Test case is successful for F = 00000001 and S = 1001,0VERFLOW = 0 , ZERO = 0 , Test case is successful for F = 00000011 and S = 1010,0VERFLOW = 0 , ZERO = 0 , Test case is successful for F = 11111100 and S = 1011,0VERFLOW = 0 , ZERO = 0 , Test case is successful for F = 00000001 and S = 1100,0VERFLOW = 0 , ZERO = 0 , Test case is successful for F = 00000100 and S = 1101,0VERFLOW = 0 , ZERO = 0 , Test case is successful for F = 00000100 and S = 1110,0VERFLOW = 0 , ZERO = 0 , Test case is successful for F = 00000100 and S = 1111,0VERFLOW = 0 , ZERO = 0 ,
                                                                                                                                                                                                                                                                                                                                                                                                                       A_EQUAL_B = 0
A_EQUAL_B = 0
                                                                                                                                                                                                                                                                  CARRY = 1
                                                                                                                                                                                                                                                                                                              SMALLER B = 1
                                                                                                                                                                                                                                                                                                                                                                 A GREATER B =
                                                                                                                                                                                                                                                                  CARRY = 1 ,
                                                                                                                                                                                                                                                                                                        A_SMALLER_B = 1 ,
                                                                                                                                                                                                                                                                                                                                                               A GREATER B
                                                                                                                                                                                                                                                                                                      A_SMALLER_B = 1 ,
A_SMALLER_B = 1 ,
                                                                                                                                                                                                                                                                                                                                                                 A_GREATER_B
                                                                                                                                                                                                                                                                                                                                                                                                                        A_EQUAL_B
                                                                                                                                                                                                                                                                  CARRY = 1 ,
                                                                                                                                                                                                                                                                                                                                                               A GREATER B = 0
                                                                                                                                                                                                                                                                                                                                                                                                                        A EQUAL B = 0
                                                                                                                                                                                                                                                                  CARRY = 1 , A_SMALLER_B = 1
                                                                                                                                                                                                                                                                  CARRY = 1 , A SMALLER B = 1 , A GREATER B = 0 , A EQUAL B = 0 CARRY = 1 , A SMALLER B = 1 , A GREATER B = 0 , A EQUAL B = 0
```

Figure 1-10: test bench results




Figure1-10

Time Analysis:

- The time analysis tool in quartos before modification appears in figure (1-11).
- We need to set the frequency of the clock to be under 513.87 MHz as shown in figure (1-12).
- The suitable period time is 1.946 ns.
- The clock, FMAX, Hold and setup time after modifying the can be found on figures (1-13,14,15).
- Our focus will be the worst case here [slow 1100mv 85c model].




Figure 1-11




Figure 1-12 FMAX Before sitting the clock period.




Figure 1-13




Figure1-14



Figure1-15

Power Analysis:

• We can decrease the power dissipation by adding enable wires to the design in order to control which unit should be enabled.




Figure1-16

Structural Method:

- We described each unit in structural way and separated each unit in file.
- The top module is shown in figure (2-1).
- The top module contains the instantiation of other modules (ARITHMETIC, LOGIC, SHIFT).
- We added an enable pin to control the Alu operations to optimize the power consumption.
- If we return to the selection table in figure (1.2), we will find that the units depend on s_0 and s_1 as we mentioned before. So, the (always block) contain a case statement the initialize the required enable according to the selection.

```
reg en_AR,en_LO,en_SH;
      wire [7:0]F_AR,F_LO,F_SH;
      wire [7:0] F_CON;
     🛱 ARITH obj1 (.en(en_AR),.A(A),.B(B),.cin(cin),.s(s[1:0]),.OVERFLOW(OVERFLOW),.F_AR(F_AR),.CARRY(CARRY),.A_EQUAL_B(A_EQUAL_B)
10
      ,.A GREATER B(A GREATER B),.A SMALLER B(A SMALLER B),.zero(ZERO));
12
      LOGIC obj2(.en(en_LO),.A(A),.B(B),.s(s[1:0]),.F_LO(F_LO));
13
14
15
      SHIFT obj3(.en(en_SH),.s(s[1:0]),.A(A),.F_SH(F_SH));
16
      CONTROL obj4(.F_LO(F_LO),.F_SH(F_SH),.F_AR(F_AR),.s(s[3:2]),.F_CON(F_CON));
17
      //REGISTER obj5(.w(F_CON),.clk(clk),.F_R(F));
19
20
      assign F = F_CON;
21
      always @(posedge clk)
    p begin
22
23
     case(s[3:2])
      2'b00:begin en_AR = 1'b1;en_LO = 1'b0;en_SH=1'b0; end

2'b10:begin en_AR = 1'b0;en_LO = 1'b1;en_SH=1'b0; end

2'b11:begin en_AR = 1'b0;en_LO = 1'b0;en_SH=1'b1; end
24
26
       endcase
     //$display("w = %b , F_R = %b", obj5.w,obj5.F_R);
     end
29
       endmodule
31 //enable for arith &logic&shift
```

Figure 2-1: the top module

• The logic module contains the logic operations and, It is controlled by selection S₃ and S₄.

```
module LOGIC(input en,input [7:0]A,input [7:0]B,input [1:0]s,
 2
      output reg [7:0]F_LO
     );
 3
 4
      always @(*)
 5
     □ begin
 6
     中if(en == 1'bl)begin
 7
               if(s[1:0] == 2'b00)
8
     阜
               begin
9
               F LO <= A&B;
10
               end
11
               if(s[1:0] == 2'b01)
12
     中
               begin
13
               F_LO <= A^B;
14
               end
15
               if(s[1:0] == 2'b10)
16
     阜
               begin
17
               F LO <= A|B;
18
               end
               if(s[1:0] == 2'b11)
19
20
     阜
               begin
21
               F_LO <= ~B;
22
               end
23
     - end
24
       endmodule
25
```

Figure 2-2: Logic unit module.

• SHIFT unit that contains shift and rotate operations

```
input en,input [1:0] s,input[7:0]A,
       output reg [7:0]F_SH
       always @(*)
     p begin
     if (en == 1'b1)begin
      if(s[1:0] == 2'b00)
10
              begin
              F_SH <= {A[0],A[7:1]};
11
12
               end
13
               //left rotate
               if(s[1:0] == 2"b01)
14
15
               begin
16
17
               F_SH \le {A[6:0],A[7]};
               end
18
               //right shift
               if(s[1:0] == 2'b10)
19
20
21
               begin
               F_SH <= A>>1;
22
               end
23
               //left shift
24
               if(s[1:0] == 2'b11)
25
               begin
26
              F_SH <= A<<1;
27
     end
end
28
29
```

Figure 2-3: SHIFT UNIT

Multiplixer module has 2 inputs and 1 output.

Figure 2-4: MUX unit

- Arithmetic Unit shown in figures (2-5.1 and 2-5.2) contains three modules:
 - > 8-Bit Full Adder.

```
module XOR_gate(input A, input B, output Y);
              assign Y = A ^ B;
       endmodule
      module AND_gate(input A, input B, output Y);
assign Y = A & B;
      endmodule
      module OR_gate(input A, input B, output Y);
             assign Y = A \mid B;
      endmodule
     □ module NOT_gate(input A, output Y);
10
11
      endmodule
              assign Y = ~A;
13
      module FullAdder(input A, input B, input Cin, output Sum, output Cout);
14
15
               \ensuremath{//} XOR gates for sum and intermediate carry
               XOR_gate xorl(A, B, S0);
16
17
              XOR_gate xor2(S0, Cin, Sum);
18
               // AND gates for generating carries
19
               AND_gate and1(A, B, C1);
20
               AND_gate and2(S0, Cin, C2);
              AND_gate and3(A, Cin, C3);
22
23
               // OR gates for final carry-out
24
               OR_gate or1(C1, C2, C4);
25
              OR_gate or2(C3, C4, Cout);
26
         endmodule
27
      🛱 module EightBitFullAdder(input [7:0] A, input [7:0] B, input Cin, output [7:0] Sum, output Cout,output OVERFLOW);
28
               wire [7:0] C;
29
               FullAdder f0(A[0], B[0], Cin, Sum[0], C[0]);
30
               FullAdder fl(A[1], B[1], C[0], Sum[1], C[1]);
         FullAdder f1(A[1], B[1], C[0], Sum[1], C[1]);
FullAdder f2(A[2], B[2], C[1], Sum[2], C[2]);
FullAdder f3(A[3], B[3], C[2], Sum[3], C[3]);
FullAdder f4(A[4], B[4], C[3], Sum[4], C[4]);
FullAdder f5(A[5], B[5], C[4], Sum[5], C[5]);
FullAdder f6(A[6], B[6], C[5], Sum[6], C[6]);
FullAdder f7(A[7], B[7], C[6], Sum[7], Cout);
//assign OVERFLOW = C[6]^Cout; will do it behave
31
32
33
34
36
37
         endmodule
```

> 8-Bit Full Subtractor.

```
module FullSubtractor(input A, input B, input Bin, output Dif, output Bout);
            wire D1, D2, D3, B1, B2;
42
43
            // XOR gates for difference and intermediate borrow
44
            XOR_gate xorl(A, B, D1);
45
            XOR_gate xor2(D1, Bin, Dif);
46
47
            // AND gates for generating borrows
            AND_gate and1(~A, B, B1);
AND_gate and2(~D1, Bin, B2);
48
49
            AND_gate and3(A, Bin, D2);
51
52
            // OR gates for final borrow-out
53
            OR_gate orl(B1, B2, Bout);
54
            OR gate or2(D2, Bout, D3);
55
       endmodule
56
     module EightBitFullSubtractor(input [7:0] A, input [7:0] B, input Bin, output [7:0] Dif, output Bout,output OVERFLOW);
           wire [7:0] Bouts;
59
60
            // Instantiate eight full subtractors
61
            \label{eq:fullSubtractor} FullSubtractor \ fs0(A[0], \ B[0], \ Bin, \ Dif[0], \ Bouts[0]);
62
            FullSubtractor\ fsl(A[1],\ B[1],\ Bouts[0],\ Dif[1],\ Bouts[1]);
63
            \label{eq:fullSubtractor} FullSubtractor\ fs2\,(A[2],\ B[2],\ Bouts[1],\ Dif[2],\ Bouts[2]);
            FullSubtractor fs3(A[3], B[3], Bouts[2], Dif[3], Bouts[3]);
FullSubtractor fs4(A[4], B[4], Bouts[3], Dif[4], Bouts[4]);
64
65
            FullSubtractor fs5(A[5], B[5], Bouts[4], Dif[5], Bouts[5]);
            FullSubtractor fs6(A[6], B[6], Bouts[5], Dif[6], Bouts[6]);
68
            FullSubtractor fs7(A[7], B[7], Bouts[6], Dif[7], Bout);
       //xor (OVERFLOW, Bouts[6], Bout); i will do it behav
69
       endmodule
```

8-Bit two's Complement.

```
72
     module TwosComplement(input [7:0] A, output [7:0] TwosComp, output T C, output OVERFLOW);
            wire [7:0] onesComplement;
73
74
            wire [7:0] C;
75
76
            // ones' complement using XOR gates
       XOR_gate xor0(A[0], 1'bl, onesComplement[0]);
77
78
       XOR_gate xorl(A[1], 1'bl, onesComplement[1]);
79
       XOR_gate xor2(A[2], 1'b1, onesComplement[2]);
       XOR_gate xor3(A[3], 1'b1, onesComplement[3]);
80
       XOR_gate xor4(A[4], 1'bl, onesComplement[4]);
81
82
       XOR gate xor5(A[5], 1'bl, onesComplement[5]);
83
       XOR_gate xor6(A[6], 1'bl, onesComplement[6]);
84
       XOR_gate xor7(A[7], 1'bl, onesComplement[7]);
85
       FullAdder fa0(onesComplement[0], 1'b1, 1'b0, TwosComp[0], C[0]);
86
87
       \label{eq:fullAdder} FullAdder \ fal (onesComplement[1], \ 1'b0, \ C[0], \ TwosComp[1], \ C[1]);
       FullAdder fa2(onesComplement[2], 1'b0, C[1], TwosComp[2], C[2]);
88
       FullAdder fa3(onesComplement[3], 1'b0, C[2], TwosComp[3], C[3]);
89
90
       FullAdder fa4(onesComplement[4], 1'b0, C[3], TwosComp[4], C[4]);
       FullAdder fa5(onesComplement[5], 1'b0, C[4], TwosComp[5], C[5]);
FullAdder fa6(onesComplement[6], 1'b0, C[5], TwosComp[6], C[6]);
91
92
       FullAdder fa7(onesComplement[7], 1'b0, C[6], TwosComp[7], T_C);
93
       //assign OVERFLOW = C[6]^T_C; i will do it behav
94
95
       endmodule
```

```
module ARITH(input en,input [7:0] A, input [7:0] B, input cin ,
   input [1:0]s,output reg OVERFLOW, output reg [7:0] F_AR ,output reg CARRY ,
   output reg A_EQUAL_B,output reg A_GREATER_B,output reg A_SMALLER_B,
   output reg zero
-);
   wire [7:0] Sum;
   wire Cout,oa;
   wire [7:0] Subtr;
   wire Bout,os;
   wire [7:0] TwosComp;
   wire T_C,ot;

// Instantiate the 8-bit full adder
   EightBitFullAdder fa(A, B, cin, Sum,Cout,oa);
   EightBitFullSubtractor sub(A,B,cin,Subtr,Bout,os);
   TwosComplement tw(B,TwosComp,T_C,ot);
```

Figure 2-5.1: ARITHMATIC TOP MODULE


```
always @(*)
□ begin
if (en == 1'bl)begin
 A_EQUAL_B <= (A==B ? 1'b1:1'b0);
 A GREATER B <= (A>B ? 1'b1:1'b0);
 A SMALLER B <= (A<B ? 1'b1:1'b0);
if (en) begin
end
🛱 case (s)
□ 2'b00: begin
 F AR <= Sum;
  CARRY <= Cout;
 OVERFLOW <= oa;
- end
🛱 2'b01:begin
  F AR <= Subtr;
  CARRY <= Bout;
 OVERFLOW <= os;
- end
□ 2'bll: begin
 F AR <= TwosComp;
 CARRY <= T C;
 OVERFLOW <= ot;
 - endcase
 if (~F_AR[7]&A[7]&B[7])OVERFLOW <= 1'b1;///COMMENT
          else OVERFLOW <= 1'b0;</pre>
 zero <= (F AR==8'b0 ? 1'b1:1'b0);
- end
 - end
  endmodule
```

Figure 2-5.2 Arithmetic flags


• Finally, we have the control unit as shown in figure (2-6) which uses the 2-1 MUX module we had built to assign the output F to the be the result of one of the three units' output (Arithmetic, Logic and shift) according to the selection.

Figure 2-6: Control Unit

Simulation results:



RTL VIEW:



Test bench results:

We applied the same test bench of the behavioral method.

```
# Test case is successful for F = 11111110 and S = 0000, OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 0 , A_GREATER_B = 0 , A_GUAL_B = 1
# Test case is successful for F = 11111111 and S = 0001, OVERFLOW = 0 , ZERO = 0 , CARRY = 1 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 11111101 and S = 0011, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 00000010 and S = 1001, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 00000011 and S = 1010, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 00000011 and S = 1010, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 11111100 and S = 1011, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 00000001 and S = 1010, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 00000010 and S = 1100, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 00000010 and S = 1101, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 00000010 and S = 1111, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 00000010 and S = 1111, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 00000010 and S = 1111, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for F = 00000010 and S = 1111, OVERFLOW = 0 , ZERO = 0 , CARRY = 0 , A_SMALLER_B = 1 , A_GREATER_B = 0 , A_GUAL_B = 0
# Test case is successful for
```

Time analysis:

- The period before modification appears in figure (2-7).
- We need to set the frequency of the clock [clk] to be under restricted frequency. 513.87 MHz as shown in figure (2-11).
- The suitable period time is 1.946 ns.
- Our focus will be the worst case here [slow 1100mv 85c model].




Figure Error! No text of specified style in document.-2-7




Figure 2-8: max frequency before modification

Slo	Slow 1100mV 85C Model Setup Summary							
< <filter>></filter>								
	Clock	Slack	End Point TNS					
1	en_AR	-13.014	-121.068					
2	s[0]	-9.687	-75.625					
3	en_SH	-7.210	-56.387					
4	en_LO	-7.148	-56.505					

Figure 2-9: setup time before modification




Figure 2-10: hold time before modification.




Figure 2-11: clocks after modification

Power analysis:

• WE can notice that the power dissipation decreased because we used the enables inputs.




Figure 2-12