

FIFO design and verification

Youssef mohamed Abdellal
Eng. Kareem Wassem

Table of Contents

1. **Specifications of Design**
 - 1.1 Design Overview
 - 1.2 Functional Description
 - 1.3 Parameters and Port Definitions
2. **Verification Plan**
 - 2.1 Verification Objectives
 - 2.2 Testbench Architecture
 - 2.3 Verification Scenarios and Strategy
 - 2.4 Coverage Goals
3. **Bugs Found in Design**
 - 3.1 Bugs in Write Case
 - Bug Description
 - Bug Fixing – *Simultaneous Read/Write Handling*
 - Bug Fixing – *Overflow Flag Reset Behavior*
 - 3.2 Bugs in Read Case
 - Bug Description
 - Bug Fixing – *Simultaneous Read/Write When FIFO is Full*
 - Bug Fixing – *Sequential Overflow Flag Implementation*
 - 3.3 Updating Counter Bugs
 - Bug Description
 - Bug Fixing – *Updating FIFO Internal Count and Priority Handling*
 - 3.4 Almost-Full Flag Bug
 - Bug Description
 - Bug Fixing – *Almost-Full Flag Update*
4. **Fixed DUT & Assertions**
 - 4.1 Corrected FIFO Design
 - 4.2 Implemented Assertions
 - 4.3 Assertion Verification Results
5. **Testbench Components**
 - 5.1 Interface File
 - 5.2 Shared Package
 - 5.3 Top Module
 - 5.4 Test Module
 - 5.5 FIFO Transaction
 - 5.6 FIFO Coverage
 - 5.7 FIFO Monitor
 - 5.8 FIFO Scoreboard
 - Task `check_data`
 - Reference Model
 - 5.9 DO File
6. **Simulation Results**
 - 6.1 Assertion Coverage
 - 6.2 Covergroup Coverage
 - 6.3 Code Coverage
 - 6.4 Questasim Waveform
 - Snippet Showing FIFO Data Flow
 - Snippet Showing No Assertion Failures
 - 6.5 Transcript Summary Message

1. Specifications of design

Parameters

- FIFO_WIDTH: DATA in/out and memory word width (default: 16)
- FIFO_DEPTH: Memory depth (default: 8)

Ports

Port	Direction	Function
data_in	Input	Write Data: The input data bus used when writing the FIFO.
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on data_in) to be written into the FIFO
rd_en		Read Enable: If the FIFO is not empty, asserting this signal causes data (on data_out) to be read from the FIFO
clk		Clock signal
rst_n		Active low asynchronous reset
data_out	Output	Read Data: The sequential output data bus used when reading from the FIFO.
full		Full Flag: When asserted, this combinational output signal indicates that the FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO.
almostfull		Almost Full: When asserted, this combinational output signal indicates that only one more write can be performed before the FIFO is full.
empty		Empty Flag: When asserted, this combinational output signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.
almostempty		Almost Empty: When asserted, this output combinational signal indicates that only one more read can be performed before the FIFO goes to empty.
overflow		Overflow: This sequential output signal indicates that a write request (wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO.
underflow		Underflow: This sequential output signal Indicates that the read request (rd_en) was rejected because the FIFO is empty. Under flowing the FIFO is not destructive to the FIFO.
wr_ack		Write Acknowledge: This sequential output signal indicates that a write request (wr_en) has succeeded.

2. Verification plan

	A Label	B Design Requirement Description	C Stimulus Generation	D Functional Coverage	E Functionality Check
1	RESET_1	When reset is asserted (<code>rst_n = 0</code>), all internal registers (<code>wr_ptr</code> , <code>rd_ptr</code> , <code>count</code>) should be cleared to 0	Apply <code>rst_n=0</code> at start of simulation, then randomize with 3% probability during test using constraint <code>reset</code>	Cover reset assertion with all possible FIFO states (empty, full, partial)	Assert that <code>wr_ptr = 0</code> , <code>rd_ptr = 0</code> , <code>count = 0</code> , <code>overflow = 0</code> , <code>underflow = 0</code> immediately after reset
2	WRITE_1	When <code>wr_en = 1</code> and FIFO is not full, data should be written to memory at <code>wr_ptr</code> location & <code>count</code> should be incremented	Randomize <code>data_in</code> with <code>wr_en=1</code> using 70% distribution, ensure FIFO not full	Cover write operations at different fill levels: empty, partial, almost full	Assert that <code>wr_ack</code> arises on next cycle and data is stored correctly & Verify <code>count</code> increments correctly
3	WRITE_2	When <code>wr_en = 1</code> and FIFO is not full, <code>wr_ptr</code> should increment (with wrap-around at FIFO_DEPTH)	Generate consecutive writes until FIFO is full	Cover <code>wr_ptr</code> increment from 0 to FIFO_DEPTH-1, cover wrap-around case	Assert property <code>wrap1: wr_ptr wraps to 0 after reaching FIFO_DEPTH-1</code>
4	WRITE_3	When <code>wr_en = 1</code> and FIFO is not full, <code>count</code> should be incremented by 1 & <code>wr_ack</code> arises after storing data	Generate single writes with no reads	Cover <code>count</code> transitions from 0 to FIFO_DEPTH	Verify <code>count</code> increments correctly
5	WRITE_4	When <code>wr_en=1</code> and FIFO is full, overflow flag should be set and write rejected	Generate write attempts when <code>count=FIFO_DEPTH</code>	Cover overflow condition: cross <code>cp_wr_en</code> , <code>cp_full</code> , <code>cp_overflow</code>	Assert <code>overflow=1</code> when <code>wr_en=1</code> and <code>full=1</code>
6	READ_1	When <code>rd_en=1</code> and FIFO is not empty, data should be read from memory at <code>rd_ptr</code> location & <code>count</code> should be decremented	Randomize <code>rd_en=1</code> using 30% distribution, ensure FIFO not empty	Cover read operations at different fill levels: full, partial, almost empty	Check that <code>data_out</code> matches expected value from reference queue & verify that <code>count</code> decrement correctly
7	READ_2	When <code>rd_en=1</code> and FIFO is not empty, <code>rd_ptr</code> should increment (with wrap-around at FIFO_DEPTH)	Generate consecutive reads until FIFO is empty	Cover <code>rd_ptr</code> increment from 0 to FIFO_DEPTH-1, cover wrap-around case	Assert property <code>rd_ptr wraps to 0 after reaching FIFO_DEPTH-1</code>
8	READ_3	When <code>rd_en=1</code> and FIFO is empty, underflow flag should be set and read rejected	Generate read attempts when <code>count=0</code>	Cover underflow condition: cross <code>cp_rd_en</code> , <code>cp_empty</code> , <code>cp_underflow</code>	Assert property <code>underflow=1</code> when <code>rd_en=1</code> and <code>empty=1</code>
9	SIMUL_W_R_RD_1	When <code>wr_en=1</code> and <code>rd_en=1</code> simultaneously and FIFO is neither empty nor full, <code>count</code> should be incremented	Generate simultaneous <code>wr_en=1</code> and <code>rd_en=1</code> when $0 < \text{count} < \text{FIFO_DEPTH}$	Cross coverage: <code>cp_wr_en=1</code> , <code>cp_rd_en=1</code> with various count values	Verify <code>count</code> remains stable and both operations succeed
10	SIMUL_W_R_RD_2	When <code>wr_en=1</code> and <code>rd_en=1</code> simultaneously and FIFO is empty, only write should occur and <code>count</code> should be incremented	Generate simultaneous <code>wr_en=1</code> and <code>rd_en=1</code> when <code>count=0</code>	Cross coverage: <code>cp_wr_en=1</code> , <code>cp_rd_en=1</code> , <code>cp_empty=1</code>	Verify <code>count</code> increments by 1, underflow=0, write succeeds
11	SIMUL_W_R_RD_3	When <code>wr_en=1</code> and <code>rd_en=1</code> simultaneously and FIFO is full, only read should occur and <code>count</code> should be decremented	Generate simultaneous <code>wr_en=1</code> and <code>rd_en=1</code> when <code>count=FIFO_DEPTH</code>	Cross coverage: <code>cp_wr_en=1</code> , <code>cp_rd_en=1</code> , <code>cp_full=1</code>	Verify <code>count</code> decrements by 1, overflow=0, read succeeds
12	STATUS_FULL	Full flag should be asserted when <code>count</code> equals FIFO_DEPTH	Fill FIFO completely by writing FIFO_DEPTH times without reads	Cover full flag assertion: <code>cp_full=1</code>	Assert property <code>ful: full=1</code> when <code>count=FIFO_DEPTH</code>
13	STATUS_EMPTY	Empty flag should be asserted when <code>count</code> equals 0	Empty FIFO completely by reading all entries	Cover empty flag assertion: <code>cp_empty=1</code>	Assert property <code>emp: empty=1</code> when <code>count=0</code>
14	STATUS_A_FULL	Almost full flag should be asserted when <code>count</code> equals FIFO_DEPTH-1	Write FIFO_DEPTH-1 entries	Cover almost full cross <code>wre_rd_afull</code> with <code>count=FIFO_DEPTH-1</code>	Assert property <code>Aful: almostfull=1</code> when <code>count=FIFO_DEPTH-1</code>
15	STATUS_A_EMPTY	Almost empty flag should be asserted when <code>count</code> equals 1	Read until only 1 entry remains	Cover almost empty cross <code>wre_rd_aempty</code> with <code>count=1</code>	Assert property <code>Aemp: almostempty=1</code> when <code>count=1</code>
16	WR_ACK	Write acknowledge should be asserted only when <code>wr_en=1</code> and FIFO is not full	Generate various <code>wr_en</code> patterns with different FIFO states	Cover <code>wr_ack</code> with illegal bins: <code>wr_ack=1</code> when <code>wr_en=0</code>	Assert property <code>ack: wr_ack=1</code> follows successful write
17	DATA_INTEGRITY	Data written to FIFO should match data read out in FIFO order	Write sequence of unique random data, then read back	Cover full range of <code>data_in</code> values (16-bit)	Scoreboard compares <code>data_out</code> with expected values from reference queue
18	PTR_BOUNDS	Write and read pointers should always remain within valid range [0, FIFO_DEPTH-1]	Generate extensive random sequences over 10000 cycles	Cover boundary cases: <code>wr_ptr</code> and <code>rd_ptr</code> at min/max values	Assert property <code>FIFO_internal_bounds: wr_ptr<FIFO_DEPTH and rd_ptr<FIFO_DEPTH</code>
19	COUNT_BOUNDS	Count should always remain within valid range [0, FIFO_DEPTH]	Generate random write/read patterns	Cover all count values from 0 to FIFO_DEPTH	Assert property <code>wrap3: 0 <= count <= FIFO_DEPTH at all times</code>
20	STRESS_TEST	FIFO should handle continuous random operations without errors	Run 10000 random cycles with 70% write / 30% read distribution	Achieve 100% coverage on all coverpoints and crosses	Monitor reports <code>correct_count</code> vs <code>error_count</code> , expect 0 errors

3. BUGS found in design

3.1 BUGS in write case :

```
1 always @(posedge clk or negedge rst_n) begin
2     if (!rst_n) begin
3         wr_ptr <= 0;
4     end
5     else if (wr_en && count < FIFO_DEPTH) begin
6         mem[wr_ptr] <= data_in;
7         wr_ack <= 1;
8         wr_ptr <= wr_ptr + 1;
9     end
10    else begin
11        wr_ack <= 0;
12        if (full & wr_en)
13            overflow <= 1;
14        else
15            overflow <= 0;
16    end
17 end
```

BUGS fixing:

```
1 always @(posedge FIFO_DUT.clk or negedge FIFO_DUT.rst_n) begin
2     if (!FIFO_DUT.rst_n) begin
3         wr_ptr <= 0;
4         FIFO_DUT.overflow <= 0;
5     end
6     else if ((({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b10) && (count < FIFO_DEPTH))
7             || (({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b11) && (count < FIFO_DEPTH))) begin
8         mem[wr_ptr] <= FIFO_DUT.data_in;
9         FIFO_DUT.wr_ack <= 1;
10        wr_ptr <= wr_ptr + 1;
11    end
12    else begin
13        FIFO_DUT.wr_ack <= 0;
14        if (FIFO_DUT.full && FIFO_DUT.wr_en)
15            FIFO_DUT.overflow <= 1;
16        else
17            FIFO_DUT.overflow <= 0;
18    end
19 end
```

- **Simultaneous Read/Write Handling:**

When both *write enable* (*wr_en*) and *read enable* (*rd_en*) are asserted in the same clock cycle, the design gives **priority to the write operation** if the FIFO is **empty**. This ensures that valid data is written into the FIFO before any read operation occurs.

- **Overflow Flag Reset Behavior:**

The **overflow flag** is **asynchronously cleared** when the **reset signal** is asserted, ensuring that no residual overflow condition persists after system reset.

3.2 BUGS in read case :

```
1 always @(posedge clk or negedge rst_n) begin
2   if (!rst_n) begin
3     rd_ptr <= 0;
4   end
5   else if (rd_en && count != 0) begin
6     data_out <= mem[rd_ptr];
7     rd_ptr <= rd_ptr + 1;
8   end
9 end
```

```
1 assign underflow = (empty && rd_en)? 1 : 0;
```

BUGS fixing:

```
1 always @(posedge FIFO_DUT.clk or negedge FIFO_DUT.rst_n) begin
2   if (!FIFO_DUT.rst_n) begin
3     rd_ptr <= 0;
4     FIFO_DUT.underflow <= 0 ;
5   end
6   else if ((({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b01) && count != 0)
7             || ( ({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b11) && count == FIFO_DEPTH) ) begin
8     FIFO_DUT.data_out <= mem[rd_ptr];
9     rd_ptr <= rd_ptr + 1;
10  end
11  else begin
12    if (FIFO_DUT.empty && FIFO_DUT.rd_en)
13      FIFO_DUT.underflow <= 1;
14    else
15      FIFO_DUT.underflow <= 0;
16  end
17 end
```

- **Simultaneous Read/Write When FIFO Is Full:**

In the case where both *write enable* (*wr_en*) and *read enable* (*rd_en*) are asserted while the FIFO is **full**, the design gives **priority to the read operation**. The read is performed normally, and the **write request is ignored** in that cycle. This prevents data corruption and ensures correct FIFO behavior under concurrent access conditions.

- **Sequential Overflow Flag Implementation:**

The **overflow flag** has been modified to operate as a **sequential signal**, in accordance with the design specifications.

3.3 Updating counter BUGS :

```

● ● ●

1  always @(posedge clk or negedge rst_n) begin
2      if (!rst_n) begin
3          count <= 0;
4      end
5      else begin
6          if ( ({wr_en, rd_en} == 2'b10) && !full)
7              count <= count + 1;
8          else if ( ({wr_en, rd_en} == 2'b01) && !empty)
9              count <= count - 1;
10     end
11 end

```

BUGS fixing:

```

● ● ●

1  always @(posedge FIFO_DUT.clk or negedge FIFO_DUT.rst_n) begin
2      if (!FIFO_DUT.rst_n) begin
3          count <= 0;
4      end
5      else begin
6          if ( ({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b10) && !FIFO_DUT.full)
7              count <= count + 1;
8          else if ( ({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b01) && !FIFO_DUT.empty)
9              count <= count - 1;
10         else if ( ({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b11) && !FIFO_DUT.full)
11             count <= count + 1;
12         else if ( ({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b11) && FIFO_DUT.full)
13             count <= count - 1;
14     end
15 end

```

- **Updating the FIFO Internal Count:**
The FIFO's internal counter is updated to accurately reflect the current number of stored elements while covering **all possible combinations** of *write enable* (wr_en) and *read enable* (rd_en). Priority cases are carefully handled to ensure consistency:
- When both (wr_en) and (rd_en) are asserted simultaneously, **priority rules** determine whether the count is incremented, decremented, or remains unchanged based on FIFO status (full or empty).
- The counter increments on valid write operations, decrements on valid read operations, and remains stable during invalid or simultaneous conflicting operations. This mechanism ensures **precise tracking of FIFO occupancy** under all operational conditions and maintains **synchronization between control flags and stored data**.

3.4 Almostfull flag bug:



```
1 assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
```


BUGS fixing:



```
1 assign FIFO_DUT.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
```

- **Almost-Full Flag Update:**
The **almost-full flag** is asserted when the **FIFO count reaches one location less than the maximum FIFO depth**, as specified in the design requirements. This ensures that the flag accurately indicates the FIFO is nearing full capacity, allowing preventive control actions before an overflow condition occurs.

4. Fixed DUT & assertions



```
1 import SHARED_pkg::*;
2 module FIFO(FIFO_if.DUT FIFO_DUT);
3 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
4
5 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
6
7 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
8 reg [max_fifo_addr:0] count;
9
10 always @(posedge FIFO_DUT.clk or negedge FIFO_DUT.rst_n) begin
11     if (!FIFO_DUT.rst_n) begin
12         wr_ptr <= 0;
13         FIFO_DUT.overflow <= 0;
14     end
15     else if ((({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b10) && (count < FIFO_DEPTH))
16             || (({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b11) && (count < FIFO_DEPTH))) begin
17         mem[wr_ptr] <= FIFO_DUT.data_in;
18         FIFO_DUT.wr_ack <= 1;
19         wr_ptr <= wr_ptr + 1;
20     end
21     else begin
22         FIFO_DUT.wr_ack <= 0;
23         if (FIFO_DUT.full && FIFO_DUT.wr_en)
24             FIFO_DUT.overflow <= 1;
25         else
26             FIFO_DUT.overflow <= 0;
27     end
28 end
29
30 always @(posedge FIFO_DUT.clk or negedge FIFO_DUT.rst_n) begin
31     if (!FIFO_DUT.rst_n) begin
32         rd_ptr <= 0;
33         FIFO_DUT.underflow <= 0 ;
34     end
35     else if ((({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b01) && count != 0)
36             || ( ({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b11) && count == FIFO_DEPTH) ) begin
37         FIFO_DUT.data_out <= mem[rd_ptr];
38         rd_ptr <= rd_ptr + 1;
39     end
40     else begin
41         if (FIFO_DUT.empty && FIFO_DUT.rd_en)
42             FIFO_DUT.underflow <= 1;
43         else
44             FIFO_DUT.underflow <= 0;
45     end
46 end
```

```

1  always @posedge FIFO_DUT.clk or negedge FIFO_DUT.rst_n begin
2    if (!FIFO_DUT.rst_n) begin
3      count <= 0;
4    end
5    else begin
6      if ( ({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b10) && !FIFO_DUT.full)
7        count <= count + 1;
8      else if ( ({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b01) && !FIFO_DUT.empty)
9        count <= count - 1;
10     else if ( ({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b11) && !FIFO_DUT.full)
11       count <= count + 1;
12     else if ( ({FIFO_DUT.wr_en , FIFO_DUT.rd_en} == 2'b11) && FIFO_DUT.full)
13       count <= count - 1;
14   end
15 end
16
17 assign FIFO_DUT.full = (count == FIFO_DEPTH)? 1 : 0;
18 assign FIFO_DUT.empty = (count == 0)? 1 : 0;
19 assign FIFO_DUT.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
20 assign FIFO_DUT.almostempty = (count == 1)? 1 : 0;
21
22
23 property reset_behavior;
24   @posedge FIFO_DUT.clk (!FIFO_DUT.rst_n) |-> (wr_ptr == 0 && rd_ptr == 0 && count == 0) ;
25 endproperty
26
27 property write_ACK;
28   @posedge FIFO_DUT.clk (FIFO_DUT.rst_n && FIFO_DUT.wr_en && !FIFO_DUT.full) |-> (FIFO_DUT.wr_ack) ;
29 endproperty
30
31 property overflow_detection;
32   @posedge FIFO_DUT.clk (FIFO_DUT.rst_n && FIFO_DUT.wr_en && FIFO_DUT.full) |=> (FIFO_DUT.overflow) ;
33 endproperty
34
35 property underflow_detection;
36   @posedge FIFO_DUT.clk (FIFO_DUT.rst_n && FIFO_DUT.rd_en && FIFO_DUT.empty) |=> (FIFO_DUT.underflow) ;
37 endproperty
38
39 property emptyflag_detection;
40   @posedge FIFO_DUT.clk (FIFO_DUT.rst_n && count == 0 ) |-> (FIFO_DUT.empty) ;
41 endproperty
42
43 property fullflag_detection;
44   @posedge FIFO_DUT.clk (FIFO_DUT.rst_n && count == FIFO_DEPTH ) |-> (FIFO_DUT.full) ;
45 endproperty
46
47 property almostfull_detection;
48   @posedge FIFO_DUT.clk (FIFO_DUT.rst_n && count == FIFO_DEPTH - 1 ) |-> (FIFO_DUT.almostfull) ;
49 endproperty
50
51 property almostempty_detection;
52   @posedge FIFO_DUT.clk (FIFO_DUT.rst_n && count == 1 ) |-> (FIFO_DUT.almostempty) ;
53 endproperty
54
55 property wrpointer_wraparound_detection;
56   @posedge FIFO_DUT.clk (FIFO_DUT.rst_n && wr_ptr == FIFO_DEPTH-1 && FIFO_DUT.wr_en && !FIFO_DUT.full ) |=> (wr_ptr == 0) ;
57 endproperty
58
59 property rdpointer_wraparound_detection;
60   @posedge FIFO_DUT.clk (FIFO_DUT.rst_n && rd_ptr == FIFO_DEPTH-1 && FIFO_DUT.rd_en && !FIFO_DUT.empty && FIFO_DUT.full ) |=> (rd_ptr == 0) ;
61 endproperty
62
63 property counter_wraparound_detection;
64   @posedge FIFO_DUT.clk (!FIFO_DUT.rst_n && count == FIFO_DEPTH ) |=> (count == 0) ;
65 endproperty
66
67 property wrpointer_threshold;
68   @posedge FIFO_DUT.clk
69   FIFO_DUT.rst_n |-> (wr_ptr < FIFO_DEPTH);
70 endproperty
71
72 property rdpointer_threshold;
73   @posedge FIFO_DUT.clk
74   FIFO_DUT.rst_n |-> (rd_ptr < FIFO_DEPTH);

```

```
● ○ ● SIM
1 `ifdef SIM
2 // Reset behavior
3 assert_reset_behavior: assert property(reset_behavior)
4   else $error("Reset did not clear wr_ptr, rd_ptr, or count!");
5 cover_reset_behavior: cover property(reset_behavior);
6
7 // Write acknowledge
8 assert_write_ACK: assert property(write_ACK)
9   else $error("Write acknowledge failed when wr_en && !full");
10 cover_write_ACK: cover property(write_ACK);
11
12 // Overflow detection
13 assert_overflow_detection: assert property(overflow_detection)
14   else $error("Overflow not detected when write attempted on full FIFO!");
15 cover_overflow_detection: cover property(overflow_detection);
16
17 // Underflow detection
18 assert_underflow_detection: assert property(underflow_detection)
19   else $error("Underflow not detected when read attempted on empty FIFO!");
20 cover_underflow_detection: cover property(underflow_detection);
21
22 // Empty flag
23 assert_emptyflag_detection: assert property(emptyflag_detection)
24   else $error("Empty flag not asserted when count == 0!");
25 cover_emptyflag_detection: cover property(emptyflag_detection);
26
27 // Full flag
28 assert_fullflag_detection: assert property(fullflag_detection)
29   else $error("Full flag not asserted when count == FIFO_DEPTH!");
30 cover_fullflag_detection: cover property(fullflag_detection);
31
32 // Almost full
33 assert_almostfull_detection: assert property(almostfull_detection)
34   else $error("Almost full flag not asserted when count == FIFO_DEPTH-1!");
35 cover_almostfull_detection: cover property(almostfull_detection);
36
37 // Almost empty
38 assert_almostempty_detection: assert property(almostempty_detection)
39   else $error("Almost empty flag not asserted when count == 1!");
40 cover_almostempty_detection: cover property(almostempty_detection);
41
42 // Write pointer wraparound
43 assert_wrpointer_wraparound: assert property(wrpointer_wraparound_detection)
44   else $error("Write pointer did not wrap around to 0!");
45 cover_wrpointer_wraparound: cover property(wrpointer_wraparound_detection);
46
47 // Read pointer wraparound
48 assert_rdpointer_wraparound: assert property(rdpointer_wraparound_detection)
49   else $error("Read pointer did not wrap around to 0!");
50 cover_rdpointer_wraparound: cover property(rdpointer_wraparound_detection);
51
52 assert_counter_reset: assert property(counter_wraparound_detection)
53   else $error("Counter did not reset to 0!");
54 cover_counter_reset: cover property(counter_wraparound_detection);
55
56 assert_wrpointer_threshold: assert property(wrpointer_threshold)
57   else $error("Write pointer exceeded FIFO_DEPTH-1!");
58 cover_wrpointer_threshold: cover property(wrpointer_threshold);
59
60 assert_rdpointer_threshold: assert property(rdpointer_threshold)
61   else $error("Read pointer exceeded FIFO_DEPTH-1!");
62 cover_rdpointer_threshold: cover property(rdpointer_threshold);
63
64 assert_counter_threshold: assert property(counter_threshold)
65   else $error("Counter exceeded FIFO_DEPTH!");
66 cover_counter_threshold: cover property(counter_threshold);
67
68 `endif
69
70 endmodule
```

5. Testbench Components

5.1. Interface file

```
● ● ●  
1 interface FIFO_if (clk);  
2     import SHARED_pkg::*;

3     input clk ;
4     logic [FIFO_WIDTH-1:0] data_in;
5     logic rst_n, wr_en, rd_en;
6     logic [FIFO_WIDTH-1:0] data_out;
7     logic wr_ack, overflow;
8     logic full, empty, almostfull, almostempty, underflow;
9
10    modport DUT (
11        input clk, data_in, rst_n, wr_en, rd_en,
12        output data_out, wr_ack, overflow, full,
13                    empty, almostfull, almostempty, underflow
14    );
15
16    modport TEST (
17        output data_in, rst_n, wr_en, rd_en,
18        input clk, data_out, wr_ack, overflow,
19                    full, empty, almostfull, almostempty, underflow
20    );
21
22    modport MONITOR (
23        input data_in, rst_n, wr_en, rd_en,
24        clk, data_out, wr_ack, overflow,
25                    full, empty, almostfull,
26                    almostempty, underflow
27    );
28 endinterface
```

5.2 Shared package

```
● ● ●  
1 package SHARED_pkg;
2     parameter FIFO_WIDTH = 16;
3     parameter FIFO_DEPTH = 8 ;
4     integer error_count    = 0 ;
5     integer correct_count = 0 ;
6     bit test_finished ;
7 endpackage
```

5.3 TOP module

```
● ○ ●  
1 import FIFO_transaction_pkg::*;  
2 import FIFO_coverage_pkg::*;  
3 module FIFO_top();  
4     bit clk ;  
5     initial begin  
6         clk = 0;  
7         forever begin  
8             #2 clk = ~clk;  
9         end  
10    end  
11    FIFO_if      inst_if (clk);  
12    FIFO_tb      inst_test (inst_if);  
13    FIFO         inst_DUT (inst_if);  
14    FIFO_monitor inst_monitor (inst_if);  
15 endmodule
```

5.4 TEST module

```
● ○ ●  
1 import FIFO_transaction_pkg::*;  
2 import SHARED_pkg::*;  
3 module FIFO_tb(FIFO_if.TEST FIFO_tb);  
4     initial begin  
5         FIFO_transaction obj = new ;  
6         FIFO_tb.rst_n = 0 ;  
7         @(negedge FIFO_tb.clk) ;  
8         @(negedge FIFO_tb.clk) ;  
9         FIFO_tb.rst_n = 1 ;  
10        repeat (9000) begin  
11            assert (obj.randomize());  
12            FIFO_tb.data_in = obj.data_in;  
13            FIFO_tb.wr_en   = obj.wr_en;  
14            FIFO_tb.rd_en   = obj.rd_en;  
15            @(negedge FIFO_tb.clk) ;  
16        end  
17        test_finished = 1 ;  
18    end  
19 endmodule
```

5.5 FIFO transaction

```
● ● ●  
1 import SHARED_pkg::*;  
2 package FIFO_transaction_pkg;  
3     class FIFO_transaction ;  
4         logic clk ;  
5         rand logic [SHARED_pkg::FIFO_WIDTH-1:0] data_in;  
6         rand logic rst_n, wr_en, rd_en;  
7         logic [SHARED_pkg::FIFO_WIDTH-1:0] data_out;  
8         logic wr_ack, overflow;  
9         logic full, empty, almostfull, almostempty, underflow;  
10        integer RD_EN_ON_DIST , WR_EN_ON_DIST ;  
11  
12        function new (int a = 40 , int b = 60);  
13            RD_EN_ON_DIST = a ;  
14            WR_EN_ON_DIST = b ;  
15        endfunction  
16  
17        constraint reset {  
18            rst_n dist {1:/97 , 0:/3};  
19        }  
20  
21        constraint write_enable {  
22            wr_en dist {1:/WR_EN_ON_DIST , 0:/100-WR_EN_ON_DIST};  
23        }  
24  
25        constraint read_enable {  
26            rd_en dist {1:/RD_EN_ON_DIST , 0:/100-RD_EN_ON_DIST};  
27        }  
28  
29    endclass  
30 endpackage
```

5.6 FIFO coverage

```
● ● ●
1 package FIFO_coverage_pkg;
2 import FIFO_transaction_pkg::*;
3   class FIFO_coverage;
4     FIFO_transaction F_cvg_txn = new() ;
5     covergroup FIFO_cg;
6       write_enable: coverpoint F_cvg_txn.wr_en ;
7       read_enable : coverpoint F_cvg_txn.rd_en ;
8       write_ack   : coverpoint F_cvg_txn.wr_ack ;
9       overflow    : coverpoint F_cvg_txn.overflow ;
10      full       : coverpoint F_cvg_txn.full ;
11      empty      : coverpoint F_cvg_txn.empty;
12      almostfull : coverpoint F_cvg_txn.almostfull;
13      almostempty : coverpoint F_cvg_txn.almostempty;
14      underflow   : coverpoint F_cvg_txn.underflow;
15
16      cross write_enable, read_enable, write_ack {
17        illegal_bins wr_ack = binsof (write_enable) intersect{0} && binsof (write_ack) intersect{1} ;
18      }
19      cross write_enable, read_enable, overflow{
20        illegal_bins overflow = binsof (write_enable) intersect{0} && binsof (overflow) intersect{1} ;
21      }
22      cross write_enable, read_enable, full{
23        illegal_bins overflow = binsof (write_enable) intersect{0} && binsof (full) intersect{1}
24                      && binsof (read_enable) intersect{1} ;
25      }
26      cross write_enable, read_enable, empty{
27        illegal_bins overflow = binsof (write_enable) intersect{1} && binsof (empty) intersect{1};
28      }
29      cross write_enable, read_enable, almostfull;
30      cross write_enable, read_enable, almostempty;
31      cross write_enable, read_enable, underflow{
32        illegal_bins underflow = binsof (read_enable) intersect{0} && binsof (underflow) intersect{1} ;
33      }
34
35   endgroup
36
37   function new ();
38     FIFO_cg = new () ;
39   endfunction
40
41   function void sample_data (FIFO_transaction F_txn );
42     F_cvg_txn = F_txn ;
43     FIFO_cg.sample() ;
44   endfunction
45
46 endclass
47
48 endpackage
```

5.7 FIFO monitor

```
● ● ●

1 import FIFO_coverage_pkg::*;
2 import FIFO_scoreboard_pkg::*;
3 import FIFO_transaction_pkg::*;
4 import SHARED_pkg::*;
5 module FIFO_monitor(FIFO_if.MONITOR FIFO_mon);
6     FIFO_transaction F_txn = new();
7     FIFO_scoreboard  F_scb = new();
8     FIFO_coverage    F_cvg = new();
9
10    initial begin
11        forever begin
12            @(posedge FIFO_mon.clk);
13            #1;
14            F_txn.rst_n      = FIFO_mon.rst_n;
15            F_txn.wr_en      = FIFO_mon.wr_en;
16            F_txn.rd_en      = FIFO_mon.rd_en;
17            F_txn.data_in    = FIFO_mon.data_in;
18            F_txn.data_out   = FIFO_mon.data_out;
19            F_txn.full       = FIFO_mon.full;
20            F_txn.empty      = FIFO_mon.empty;
21            F_txn.almostfull = FIFO_mon.almostfull;
22            F_txn.almostempty= FIFO_mon.almostempty;
23            F_txn.overflow   = FIFO_mon.overflow;
24            F_txn.underflow  = FIFO_mon.underflow;
25            F_txn.wr_ack     = FIFO_mon.wr_ack;
26
27            fork
28                F_cvg.sample_data (F_txn) ;
29                F_scb.check_data (F_txn) ;
30            join
31
32            if (test_finished) begin
33                $display("=====");
34                $display("          The test summary report      ");
35                $display("=====");
36                $display("the corect count is %d",correct_count);
37                $display("the error count is %d",error_count);
38                $display("=====");
39                $stop;
40            end
41        end
42    end
43 endmodule
```

5.8 FIFO scoreboard

- Task `check_data`

```
1 package FIFO_scoreboard_pkg;
2 import FIFO_transaction_pkg::*;
3 import SHARED_pkg::*;
4 class FIFO_scoreboard;
5     logic [15:0] data_out_ref;
6     logic wr_ack_ref, overflow_ref;
7     logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
8
9     logic [2:0] wr_ptr_test , rd_ptr_test ;
10    logic [FIFO_WIDTH-1:0] test_mem[$];
11    logic [3:0] count_test ;
12
13    task check_data (input FIFO_transaction txn);
14        refrence_model(txn) ;
15        if (txn.data_out  !== data_out_ref  ||
16            txn.full      !== full_ref      ||
17            txn.empty     !== empty_ref     ||
18            txn.almostfull !== almostfull_ref ||
19            txn.almostempty!=> almostempty_ref ||
20            txn.overflow   !== overflow_ref  ||
21            txn.underflow  !== underflow_ref || 
22            txn.wr_ack     !== wr_ack_ref) begin
23                error_count = error_count + 1 ;
24                $display("test fail check the problem");
25            end
26        else begin
27            $display("test pass");
28            correct_count = correct_count + 1 ;
29        end
30    endtask
```


- Reference model

```

1  task refrence_model (input FIFO_transaction txn);
2      if (!txn.rst_n) begin
3          wr_ptr_test = 0 ;
4          rd_ptr_test = 0 ;
5          count_test = 0 ;
6          test_mem.delete();
7          overflow_ref = 0 ;
8          underflow_ref = 0 ;
9      end
10     else begin
11         if (txn.wr_en && txn.rd_en && !full_ref) begin
12             test_mem [wr_ptr_test] = txn.data_in ;
13             wr_ptr_test = wr_ptr_test + 1 ;
14             count_test = count_test + 1 ;
15             wr_ack_ref = 1 ;
16         end
17         else if (txn.wr_en && txn.rd_en && full_ref) begin
18             data_out_ref = test_mem[rd_ptr_test];
19             count_test = count_test - 1 ;
20             rd_ptr_test = rd_ptr_test + 1 ;
21             wr_ack_ref = 0;
22             if (full_ref && txn.wr_en ) overflow_ref = 1 ;
23             else overflow_ref = 0 ;
24         end
25         else begin
26             if (txn.wr_en && !txn.rd_en && !full_ref) begin
27                 test_mem [wr_ptr_test] = txn.data_in ;
28                 wr_ptr_test = wr_ptr_test + 1 ;
29                 count_test = count_test + 1 ;
30                 wr_ack_ref = 1 ;
31             end
32             else begin
33                 wr_ack_ref = 0 ;
34                 if (full_ref && txn.wr_en ) overflow_ref = 1 ;
35                 else overflow_ref = 0 ;
36             end
37             if (!txn.wr_en && txn.rd_en && !empty_ref) begin
38                 data_out_ref = test_mem[rd_ptr_test];
39                 count_test = count_test - 1 ;
40                 rd_ptr_test = rd_ptr_test + 1 ;
41             end
42             end
43             if (empty_ref && txn.rd_en ) underflow_ref = 1 ;
44             else underflow_ref = 0 ;
45         end
46
47         if (count_test == FIFO_DEPTH) full_ref = 1 ;
48         else full_ref = 0 ;
49
50         if (count_test == 0) empty_ref = 1 ;
51         else empty_ref = 0 ;
52
53         if (count_test == FIFO_DEPTH - 1 ) almostfull_ref = 1 ;
54         else almostfull_ref = 0 ;
55
56         if (count_test == 1) almostempty_ref = 1 ;
57         else almostempty_ref = 0 ;
58     endtask
59 endclass
60 endpackage

```

5.9 DO file



```

1 vlib work
2 vlog +define+SIM +cover *.sv
3 vsim -voptargs=+acc FIFO_top -cover
4 add wave *
5 coverage save FIFO.ucdb -onexit
6 run -all

```

6. Simulation result

6.1 Assertion coverage

Name	Language	Enabled	Log	Count	Atleast	Unit	Weight	Cmpct %	Cmpct graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/FIFO_top/inst_DUT/cover_Reset_behavior	SVA	✓	Off	1	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Write_ACK	SVA	✓	Off	25872	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Overflow_detection	SVA	✓	Off	28046	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Underflow_detection	SVA	✓	Off	1	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Emptyflag_detection	SVA	✓	Off	3	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Fullflag_detection	SVA	✓	Off	46585	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Almostfull_detection	SVA	✓	Off	31660	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Almostempty_detection	SVA	✓	Off	13	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Wrpointer_wraparound	SVA	✓	Off	3234	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Rpointer_wraparound	SVA	✓	Off	2339	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Wrpointer_threshold	SVA	✓	Off	90001	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Rpointer_threshold	SVA	✓	Off	90001	1	Unit...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/inst_DUT/cover_Counter_threshold	SVA	✓	Off	90001	1	Unit...	1	100%	✓	✓	0	0	0 ns	0

# TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 13			
# ASSERTION RESULTS:			
# Name	File(Line)	Failure Count	Pass Count
# /FIFO_top/inst_DUT/cover_Reset_behavior	FIFO_tb.sv(11)	0	1
# /FIFO_top/inst_DUT/cover_Write_ACK	FIFO.sv(127)	0	1
# /FIFO_top/inst_DUT/cover_Overflow_detection	FIFO.sv(132)	0	1
# /FIFO_top/inst_DUT/cover_Underflow_detection	FIFO.sv(137)	0	1
# /FIFO_top/inst_DUT/cover_Emptyflag_detection	FIFO.sv(142)	0	1
# /FIFO_top/inst_DUT/cover_Fullflag_detection	FIFO.sv(147)	0	1
# /FIFO_top/inst_DUT/cover_Almostfull_detection	FIFO.sv(152)	0	1
# /FIFO_top/inst_DUT/cover_Almostempty_detection	FIFO.sv(157)	0	1
# /FIFO_top/inst_DUT/cover_Wrpointer_wraparound	FIFO.sv(162)	0	1
# /FIFO_top/inst_DUT/cover_Rpointer_wraparound	FIFO.sv(167)	0	1
# /FIFO_top/inst_DUT/cover_Wrpointer_threshold	FIFO.sv(172)	0	1
# /FIFO_top/inst_DUT/cover_Rpointer_threshold	FIFO.sv(176)	0	1
# /FIFO_top/inst_DUT/cover_Counter_threshold	FIFO.sv(180)	0	1
# /FIFO_top/inst_DUT/cover_Counter_threshold	FIFO.sv(184)	0	1

6.2 Covergroup coverage:

# COVERGROUP COVERAGE:		Metric	Goal	Bins	Status
#	Covergroup				
#	TYPE /FIFO_coverage_pkg/FIFO_coverage/FIFO_cg	100.00%	100	-	Covered
#	covered/total bins:	65	65	-	
#	missing/total bins:	0	65	-	
#	% Hit:	100.00%	100	-	
#	Coverpoint write_enable	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	
#	missing/total bins:	0	2	-	
#	% Hit:	100.00%	100	-	
#	bin auto[0]	35860	1	-	Covered
#	bin auto[1]	54141	1	-	Covered
#	Coverpoint read_enable	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	
#	missing/total bins:	0	2	-	
#	% Hit:	100.00%	100	-	
#	bin auto[0]	54007	1	-	Covered
#	bin auto[1]	35994	1	-	Covered
#	Coverpoint write_ack	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	
#	missing/total bins:	0	2	-	
#	% Hit:	100.00%	100	-	
#	bin auto[0]	64312	1	-	Covered
#	bin auto[1]	25689	1	-	Covered
#	Coverpoint overflow	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	
#	missing/total bins:	0	2	-	
#	% Hit:	100.00%	100	-	
#	bin auto[0]	54798	1	-	Covered
#	bin auto[1]	35204	1	-	Covered
#	Coverpoint full	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	
#	missing/total bins:	0	2	-	
#	% Hit:	100.00%	100	-	
#	bin auto[0]	42839	1	-	Covered
#	bin auto[1]	47163	1	-	Covered
#	Coverpoint empty	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	
#	missing/total bins:	0	2	-	
#	% Hit:	100.00%	100	-	
#	bin auto[0]	89980	1	-	Covered
#	bin auto[1]	22	1	-	Covered

#	Coverpoint almostempty	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	-
#	missing/total bins:	0	2	-	-
#	% Hit:	100.00%	100	-	-
#	bin auto[0]	89966	1	-	Covered
#	bin auto[1]	36	1	-	Covered
#	Coverpoint underflow	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	-
#	missing/total bins:	0	2	-	-
#	% Hit:	100.00%	100	-	-
#	bin auto[0]	89987	1	-	Covered
#	bin auto[1]	15	1	-	Covered
#	Cross #cross_0#	100.00%	100	-	Covered
#	covered/total bins:	6	6	-	-
#	missing/total bins:	0	6	-	-
#	% Hit:	100.00%	100	-	-
#	Auto, Default and User Defined Bins:				
#	bin <auto[1],auto[1],auto[1]>	10305	1	-	Covered
#	bin <auto[1],auto[0],auto[1]>	15384	1	-	Covered
#	bin <auto[1],auto[1],auto[0]>	11233	1	-	Covered
#	bin <auto[0],auto[1],auto[0]>	14456	1	-	Covered
#	bin <auto[1],auto[0],auto[0]>	17219	1	-	Covered
#	bin <auto[0],auto[0],auto[0]>	21404	1	-	Covered
#	Illegal and Ignore Bins:				
#	illegal_bin wr_ack	0		-	ZERO
#	Cross #cross_1#	100.00%	100	-	Covered
#	covered/total bins:	6	6	-	-
#	missing/total bins:	0	6	-	-
#	% Hit:	100.00%	100	-	-
#	Auto, Default and User Defined Bins:				
#	bin <auto[1],auto[1],auto[1]>	13965	1	-	Covered
#	bin <auto[1],auto[0],auto[1]>	21239	1	-	Covered
#	bin <auto[1],auto[1],auto[0]>	7573	1	-	Covered
#	bin <auto[0],auto[1],auto[0]>	14456	1	-	Covered
#	bin <auto[1],auto[0],auto[0]>	11364	1	-	Covered
#	bin <auto[0],auto[0],auto[0]>	21404	1	-	Covered
#	Illegal and Ignore Bins:				
#	illegal_bin overflow	0		-	ZERO
#	Cross #cross_2#	100.00%	100	-	Covered
#	covered/total bins:	7	7	-	-
#	missing/total bins:	0	7	-	-
#	% Hit:	100.00%	100	-	-
#	Auto, Default and User Defined Bins:				
#	bin <auto[1],auto[1],auto[1]>	7550	1	-	Covered
#	bin <auto[1],auto[1],auto[0]>	13988	1	-	Covered
#	bin <auto[0],auto[1],auto[0]>	14456	1	-	Covered
#	bin <auto[1],auto[0],auto[1]>	28536	1	-	Covered
#	bin <auto[1],auto[0],auto[0]>	4067	1	-	Covered
#	bin <auto[0],auto[0],auto[1]>	11077	1	-	Covered
#	bin <auto[0],auto[0],auto[0]>	10327	1	-	Covered
#	Illegal and Ignore Bins:				
#	illegal_bin overflow	0		-	ZERO
#	Cross #cross_3#	100.00%	100	-	Covered
#	covered/total bins:	6	6	-	-
#	missing/total bins:	0	6	-	-
#	% Hit:	100.00%	100	-	-
#	Auto, Default and User Defined Bins:				
#	bin <auto[0],auto[1],auto[1]>	17	1	-	Covered
#	bin <auto[0],auto[0],auto[1]>	4	1	-	Covered
#	bin <auto[1],auto[1],auto[0]>	21538	1	-	Covered
#	bin <auto[0],auto[1],auto[0]>	14439	1	-	Covered
#	bin <auto[1],auto[0],auto[0]>	32603	1	-	Covered
#	bin <auto[0],auto[0],auto[0]>	21400	1	-	Covered
#	Illegal and Ignore Bins:				
#	illegal_bin overflow	0		-	ZERO
#	Cross #cross_4#	100.00%	100	-	Covered
#	covered/total bins:	8	8	-	-
#	missing/total bins:	0	8	-	-
#	% Hit:	100.00%	100	-	-
#	Auto, Default and User Defined Bins:				
#	bin <auto[1],auto[1],auto[1]>	13291	1	-	Covered
#	bin <auto[0],auto[1],auto[1]>	7633	1	-	Covered
#	bin <auto[1],auto[0],auto[1]>	2952	1	-	Covered
#	bin <auto[0],auto[0],auto[1]>	7601	1	-	Covered
#	bin <auto[1],auto[1],auto[0]>	8247	1	-	Covered
#	bin <auto[0],auto[1],auto[0]>	6823	1	-	Covered
#	bin <auto[1],auto[0],auto[0]>	29651	1	-	Covered
#	bin <auto[0],auto[0],auto[0]>	13803	1	-	Covered

```

#      Cross #cross_5#
#      covered/total bins:          100.00%    100     -   Covered
#      missing/total bins:          0         0     -   -
#      % Hit:                      100.00%    100     -   -
#      Auto, Default and User Defined Bins:
#          bin <auto[1],auto[1],auto[1]>          6         1     -   Covered
#          bin <auto[0],auto[1],auto[1]>          16        1     -   Covered
#          bin <auto[1],auto[0],auto[1]>          4         1     -   Covered
#          bin <auto[0],auto[0],auto[1]>          10        1     -   Covered
#          bin <auto[1],auto[1],auto[0]>          21532      1     -   Covered
#          bin <auto[0],auto[1],auto[0]>          14440      1     -   Covered
#          bin <auto[1],auto[0],auto[0]>          32599      1     -   Covered
#          bin <auto[0],auto[0],auto[0]>          21394      1     -   Covered
#      Cross #cross_6#
#      covered/total bins:          100.00%    100     -   Covered
#      missing/total bins:          0         0     -   -
#      % Hit:                      100.00%    100     -   -
#      Auto, Default and User Defined Bins:
#          bin <auto[1],auto[1],auto[1]>          6         1     -   Covered
#          bin <auto[1],auto[1],auto[0]>          21532      1     -   Covered
#          bin <auto[0],auto[1],auto[1]>          9         1     -   Covered
#          bin <auto[0],auto[1],auto[0]>          14447      1     -   Covered
#          bin <auto[1],auto[0],auto[0]>          32603      1     -   Covered
#          bin <auto[0],auto[0],auto[0]>          21404      1     -   Covered
#      Illegal and Ignore Bins:
#          illegal_bin underflow           0         0     -   ZERO
#
# TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

```

6.3 code coverage

```

FIFO.sv
11 if (!FIFO_DUT.rst_n) begin
12   if (FIFO_DUT.wr_en && FIFO_DUT.rd_en == 2'b10) && (count < FIFO_DEPTH)
13   else begin
14     if (FIFO_DUT.full && FIFO_DUT.wr_en)
15     else
16     if (!FIFO_DUT.rst_n) begin
17       if (FIFO_DUT.wr_en && FIFO_DUT.rd_en == 2'b01) && count != 0)
18       else begin
19         if (FIFO_DUT.empty && FIFO_DUT.rd_en)
20         else
21         if (!FIFO_DUT.rst_n) begin
22           if ((FIFO_DUT.wr_en && FIFO_DUT.rd_en == 2'b10) && !FIFO_DUT.full)
23           else if ((FIFO_DUT.wr_en && FIFO_DUT.rd_en == 2'b01) && !FIFO_DUT.empty)
24           else if ((FIFO_DUT.wr_en && FIFO_DUT.rd_en == 2'b11) && !FIFO_DUT.full)
25           else if ((FIFO_DUT.wr_en && FIFO_DUT.rd_en == 2'b11) && FIFO_DUT.full)
26           assign FIFO_DUT.full = (count == FIFO_DEPTH)? 1 : 0;
27           assign FIFO_DUT.empty = (count == 0)? 1 : 0;
28           assign FIFO_DUT.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
29           assign FIFO_DUT.almostempty = (count == 1)? 1 : 0;

```


```


# Branch Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      -----    ----    -----  -----
#   Branches          25       25       0  100.00%
#
# =====Branch Details=====
#
# Branch Coverage for instance /FIFO_top/inst_DUT
#
#   Line     Item        Count  Source
#   ---     ---        ----  -----
#   File FIFO.sv
#   -----IF Branch-----
#   11           90003  Count coming in to IF
#   11           1           if (!FIFO_DUT.rst_n) begin
#
#   15           1           25689  else if (((FIFO_DUT.wr_en , FIFO_DUT.rd_en) == 2'b10) && (count < FIFO_DEPTH))
#
#   21           1           64312  else begin
#
# Branch totals: 3 hits of 3 branches = 100.00%
#
#   -----IF Branch-----
#   23           64312  Count coming in to IF
#   23           1           28452  if (FIFO_DUT.full && FIFO_DUT.wr_en)
#
#   25           1           35860  else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   31           90003  Count coming in to IF
#   31           1           2           if (!FIFO_DUT.rst_n) begin
#
#   35           1           25681  else if (((FIFO_DUT.wr_en , FIFO_DUT.rd_en) == 2'b01) && count != 0)
#
#   40           1           64320  else begin
#
# Branch totals: 3 hits of 3 branches = 100.00%
#
#   -----IF Branch-----
#   41           64320  Count coming in to IF
#   41           1           14           if (FIFO_DUT.empty && FIFO_DUT.rd_en)
#
#   43           1           64306  else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   49           78676  Count coming in to IF
#   49           1           2           if (!FIFO_DUT.rst_n) begin
#
#   52           1           78674  else begin
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   53           78674  Count coming in to IF
#   53           1           15384  if ((FIFO_DUT.wr_en , FIFO_DUT.rd_en) == 2'b10) && !FIFO_DUT.full)
#
#   55           1           14448  else if ((FIFO_DUT.wr_en , FIFO_DUT.rd_en) == 2'b01) && !FIFO_DUT.empty)
#
#   57           1           10305  else if ((FIFO_DUT.wr_en , FIFO_DUT.rd_en) == 2'b11) && !FIFO_DUT.full)
#
#   59           1           11233  else if ((FIFO_DUT.wr_en , FIFO_DUT.rd_en) == 2'b11) && FIFO_DUT.full)
#
#   27304           All False Count
#
# Branch totals: 5 hits of 5 branches = 100.00%
#
#   -----IF Branch-----
#   64           51371  Count coming in to IF
#   64           1           18867  assign FIFO_DUT.full = (count == FIFO_DEPTH)? 1 : 0;
#
#   64           2           32504  assign FIFO_DUT.full = (count == FIFO_DEPTH)? 1 : 0;
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   65           51371  Count coming in to IF
#   65           1           10           assign FIFO_DUT.empty = (count == 0)? 1 : 0;
#
#   65           2           51361  assign FIFO_DUT.empty = (count == 0)? 1 : 0;
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   66           51371  Count coming in to IF
#   66           1           23876  assign FIFO_DUT.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
#
#   66           2           27495  assign FIFO_DUT.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   67           51371  Count coming in to IF
#   67           1           26           assign FIFO_DUT.almostempty = (count == 1)? 1 : 0;
#
#   67           2           51345  assign FIFO_DUT.almostempty = (count == 1)? 1 : 0;
#
# Branch totals: 2 hits of 2 branches = 100.00%

```


6.4 Questasim waveform

- Snippets show the data flow in side the FIFO





- Snippet showing no assertion fails



6.5 Transcript summary message

```
# =====
#          The test summary report
# =====
# the correct count is      90002
# the error count is        0
# =====
# ** Note: $stop    : FIFO_monitor.sv(39)
```