


P1)

- Code



```
● ● ●
1 module two_state_array ();
2     bit [11:0] my_array [4] ;
3     initial begin
4         my_array[0] = 12'h012 ;
5         my_array[1] = 12'h345 ;
6         my_array[2] = 12'h678 ;
7         my_array[3] = 12'h9AB ;
8
9         for (int i_for = 0 ; i_for < 4 ; i_for++) begin
10            for (int j_for ; j_for < 12 ; j_for++) begin
11                if (j_for == 5) $display("bit 5 of array using for loop %d is %b ", i_for , my_array[i_for][5] );
12                if (j_for == 4) $display("bit 4 of array using for loop %d is %b ", i_for , my_array[i_for][4] );
13            end
14        end
15
16        foreach (my_array[i_foreach]) begin
17            foreach (my_array[i_foreach][j_foreach]) begin
18                if (j_foreach == 5) $display("bit 5 of array using foreach loop %d is %b ", i_foreach , my_array[i_foreach][5] );
19                if (j_foreach == 4) $display("bit 4 of array using foreach loop %d is %b ", i_foreach , my_array[i_foreach][4] );
20            end
21        end
22
23    end
24 endmodule
```

- Transcript

```
# bit 4 of array using for loop          0 is 1
# bit 5 of array using for loop          0 is 0
# bit 4 of array using for loop          1 is 0
# bit 5 of array using for loop          1 is 0
# bit 4 of array using for loop          2 is 1
# bit 5 of array using for loop          2 is 1
# bit 4 of array using for loop          3 is 0
# bit 5 of array using for loop          3 is 1
# bit 5 of array using foreach loop      0 is 0
# bit 4 of array using foreach loop      0 is 1
# bit 5 of array using foreach loop      1 is 0
# bit 4 of array using foreach loop      1 is 0
# bit 5 of array using foreach loop      2 is 1
# bit 4 of array using foreach loop      2 is 1
# bit 5 of array using foreach loop      3 is 1
# bit 4 of array using foreach loop      3 is 0
```

- Testbench

```

1 import ALU_package::*;
2 module ALU_tb ();
3   reg signed [3:0] A_tb ,B_tb ;
4   reg clk_tb ;
5   reg rst_tb ;
6   reg [1:0] opcode_tb ;
7   wire signed [4:0] C_tb ;
8   reg signed [4:0] expected_out ;
9
10 localparam MAXPOS = 7 ;
11 localparam MAXNEG = -8 ;
12
13 integer error_count , correct_count ;
14
15 initial begin
16   clk_tb = 0;
17   forever begin
18     #2 clk_tb = ~clk_tb;
19   end
20 end
21
22 ALU_4_bit DUT (clk_tb,rst_tb,opcode_tb,A_tb,B_tb,C_tb) ;
23
24 initial begin
25   ALU_class obj1 = new ;
26   rst_tb = 0 ;
27   correct_count = 0 ;
28   error_count = 0 ;
29   // TEST_1
30   assert_reset () ;
31
32 repeat (200) begin
33   assert (obj1.randomize()) else $fatal("Randomization failed");
34   rst_tb      = obj1.rst      ;
35   A_tb        = obj1.A        ;
36   B_tb        = obj1.B        ;
37   opcode_tb   = obj1.opcode   ;
38   check_result () ;
39 end
40
41   opcode_tb = 2'bxx;
42   check_result () ;
43
44   assert_reset();
45
46   $display ("correct counter = %d , error counter = %d " , correct_count , error_count ) ;
47   $stop ;
48 end
49
50 task check_result ();
51   golden_model () ;
52   @ (negedge clk_tb) ;
53   if (expected_out == C_tb )begin
54     $display ("test passes") ;
55     correct_count = correct_count + 1 ;
56   end
57   else begin
58     $display ("test fail ") ;
59     error_count = error_count + 1 ;
60   end
61 endtask
62
63 task golden_model ();
64   if (rst_tb) expected_out = 0 ;
65   else begin
66     case (opcode_tb)
67       2'b00: expected_out = A_tb + B_tb;
68       2'b01: expected_out = A_tb - B_tb;
69       2'b10: expected_out = ~A_tb;
70       2'b11: expected_out = |B_tb;
71     default: expected_out = 5'b0;
72   endcase
73 end
74 endtask
75
76 task assert_reset ();
77   rst_tb = 1 ;
78   @ (negedge clk_tb) ;
79   if (C_tb == 0 )begin
80     $display ("test passes") ;
81     correct_count = correct_count + 1 ;
82   end
83   else begin
84     $display ("test fail ") ;
85     error_count = error_count + 1 ;
86   end
87   rst_tb = 0 ;
88 endtask
89
90 endmodule

```

- Package



```


1 package ALU_package ;
2     localparam MAXPOS = 7 ;
3     localparam MAXNEG = -8 ;
4     class ALU_class;
5         typedef enum logic [1:0] { Add , Sub , Not_A , ReductionOR_B } opcode_t ;
6         randc logic signed [3:0] A ,B ;
7         rand logic rst ;
8         randc opcode_t opcode ;
9
10        constraint RESET {
11            rst dist {0:/99 , 1:/1} ;
12        }
13
14    endclass
15 endpackage

```

- Verification plan

A	B	C	D	E
Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
TEST_1	When the reset is asserted, the output value should be low	Directed at the start of the simulation		A checker in the testbench to make sure the output is correct
TEST_2	Take 200 different input values from constraints, and check the output with the golden model	Randomized		A checker in the testbench to make sure the output is correct
TEST_3	When the reset is asserted, the output value should be low	Directed at the end of the simulation		A checker in the testbench to make sure the output is correct

- DO file



```

1 vlib work
2 vlog ALU.v ALU_tb.svh package.svh +cover -covercells
3 vsim -voptargs=+acc work.ALU_tb -cover
4 add wave *
5 coverage save ALU_4_bit.ucdb -onexit -du ALU_4_bit
6 run -all

```

- Design

```
● ● ●

1  module ALU_4_bit (
2      input  clk,
3      input  reset,
4      input  [1:0] Opcode,    // The opcode
5      input  signed [3:0] A, // Input data A in 2's complement
6      input  signed [3:0] B, // Input data B in 2's complement
7
8      output reg signed [4:0] C // ALU output in 2's complement
9
10     );
11
12     reg signed [4:0]      Alu_out; // ALU output in 2's complement
13
14     localparam          Add      = 2'b00; // A + B
15     localparam          Sub      = 2'b01; // A - B
16     localparam          Not_A    = 2'b10; // ~A
17     localparam          ReductionOR_B = 2'b11; // |B
18
19     // Do the operation
20     always @* begin
21         case (Opcode)
22             Add:           Alu_out = A + B;
23             Sub:           Alu_out = A - B;
24             Not_A:         Alu_out = ~A;
25             ReductionOR_B: Alu_out = |B;
26             default:       Alu_out = 5'b0;
27         endcase
28     end // always @ *
29
30     // Register output C
31     always @ (posedge clk or posedge reset) begin
32         if (reset)
33             C <= 5'b0;
34         else
35             C<= Alu_out;
36     end
37
38 endmodule
39
```


- Coverage report

```

# =====
# == Instance: /\ALU_tb#DUT
# == Design Unit: work.ALU_4_bit
# =====
# Branch Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      -----  -----  -----
#   Branches          7       7       0  100.00%
#
# =====Branch Details=====
#
# Branch Coverage for instance /\ALU_tb#DUT
#
#   Line     Item           Count    Source
#   ---     ---           ----    -----
# File ALU.v
# -----CASE Branch-----
#   21                      201  Count coming in to CASE
#   22         1             50    Add:      Alu_out = A + B;
#
#   23         1             50    Sub:      Alu_out = A - B;
#
#   24         1             50    Not_A:   Alu_out = ~A;
#
#   25         1             50    ReductionOR_B: Alu_out = |B;
#
#   26         1             1     default: Alu_out = 5'b0;
#
# Branch totals: 5 hits of 5 branches = 100.00%
#
# -----
# -----IF Branch-----
#   32                      205  Count coming in to IF
#   32         1             10    if (reset)
#
#   34         1             195   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#
# Statement Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      -----  -----  -----
#   Statements        9       9       0  100.00%
#
#
# Toggle Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      -----  -----  -----
#   Toggles          44      44       0  100.00%
#
# =====Toggle Details=====
#
# Toggle Coverage for instance /\ALU_tb#DUT --
#
#               Node    1H->0L    0L->1H "Coverage"
#   -----
#   A[0-3]          1       1      100.00
#   Alu_out[4-0]    1       1      100.00
#   B[0-3]          1       1      100.00
#   C[4-0]          1       1      100.00
#   Opcode[0-1]     1       1      100.00
#   clk              1       1      100.00
#   reset            1       1      100.00
#
# Total Node Count =      22
# Toggled Node Count =      22
# Untoggled Node Count =      0
#
# Toggle Coverage =      100.00% (44 of 44 bins)
#
#

```

- Questasim snippets



P3)

- Testbench

```
1 import FSM_package::*;
2 module FSM_tb();
3   reg X_tb ;
4   reg clk_tb ;
5   reg rst_tb ;
6   wire Y_tb ;
7   wire [9:0] count_tb ;
8
9   reg Y_expected ;
10  reg [9:0] count_expected ;
11  state_e cs_tb , ns_tb ;
12  reg Y_passed , count_passed ;
13
14  FSM_010 DUT (clk_tb, rst_tb, X_tb, Y_tb, count_tb) ;
15
16  integer error_count , correct_count ;
17
18  initial begin
19    clk_tb = 0;
20    forever begin
21      #2 clk_tb = ~clk_tb;
22    end
23  end
24
25  initial begin
26    fsm_transaction obj = new ;
27    rst_tb = 0 ;
28    correct_count = 0 ;
29    error_count = 0 ;
30    assert_reset () ;
31
32  repeat (1000) begin
33    assert (obj.randomize()) else $fatal("Randomization failed");
34    X_tb = obj.X ;
35    rst_tb = obj.rst ;
36    check_result () ;
37  end
38
39  assert_reset () ;
40
41  $display ("correct counter = %d , error counter = %d " , correct_count , error_count ) ;
42  $stop ;
43 end
44
45 task assert_reset ();
46   rst_tb = 1 ;
47   Y_expected = 0 ;
48   count_expected = 0 ;
49   ns_tb = IDLE ;
50   @(negedge clk_tb) ;
51   if (Y_expected == Y_tb && count_expected == count_tb) begin
52     $display ("Test passes") ;
53     correct_count = correct_count + 1 ;
54   end
55   else begin
56     $display ("Test fails") ;
57     error_count = error_count + 1 ;
58   end
59   rst_tb = 0 ;
60 endtask
61
62 task golden_model ();
63   if (rst_tb) begin
64     count_expected = 0 ;
65     ns_tb = IDLE ;
66   end
67   else begin
68     case (cs_tb)
69       IDLE: begin
70         if (X_tb) ns_tb = IDLE ;
71         else ns_tb = ZERO ;
72       end
73       ZERO: begin
74         if (X_tb) ns_tb = ONE ;
75         else ns_tb = ZERO ;
76       end
77       ONE: begin
78         if (X_tb) ns_tb = IDLE ;
79         else ns_tb = STORE ;
80       end
81       STORE : begin
82         count_expected = count_expected + 1 ;
83         if (X_tb) ns_tb = IDLE ;
84         else ns_tb = ZERO ;
85       end
86     endcase
87   end
88 endtask
89
90 task check_result();
91   if (cs_tb == STORE) Y_expected = 1 ;
92   else Y_expected = 0 ;
93   if (Y_expected == Y_tb) Y_passed = 1 ;
94   else Y_passed = 0 ;
95   golden_model () ;
96   @(posedge clk_tb);
97   count_expected = 0 ;
98   @(negedge clk_tb) ;
99   if (count_expected == count_tb) count_passed = 1 ;
100  else count_passed = 0 ;
101  if (Y_passed && count_passed ) begin
102    $display ("Test passes") ;
103    correct_count = correct_count + 1 ;
104  end
105  else begin
106    $display ("Test fails") ;
107    error_count = error_count + 1 ;
108  end
109 endtask
110 endmodule
```

- Package code

```

1 package FSM_package;
2     typedef enum logic [1:0] { IDLE , ZERO , ONE , STORE } state_e ;
3     class fsm_transaction;
4         rand logic X ;
5         rand logic rst ;
6
7         constraint RESET {
8             rst dist {0:/97 , 1:/3} ;
9         }
10
11        constraint X_rand {
12            X dist {0:/67 , 1:/33} ;
13        }
14
15    endclass
16 endpackage

```

- Verification plan

	A	B	C	D	E
1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	TEST_1	When the reset is asserted, the output value should be low	Directed at the start of the simulation		A checker in the testbench to make sure the output is correct
3	TEST_2	Take 1000 different input values from constraints , and check the output with the golden model	Randomized		A checker in the testbench to make sure the output is correct
4	TEST_3	When the reset is asserted, the output value should be low	Directed at the end of the simulation		A checker in the testbench to make sure the output is correct

- Design code

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: 010-sequence-detector Design
6 //
7 //////////////////////////////////////////////////////////////////
8 module FSM_010(clk, rst, x, y, users_count);
9     parameter IDLE = 2'b00;
10    parameter ZERO = 2'b01;
11    parameter ONE = 2'b10;
12    parameter STORE = 2'b11;
13
14    input clk, rst, x;
15    output y;
16    output reg [9:0] users_count;
17
18    reg [1:0] cs, ns;
19
20    always @(*) begin
21        case (cs)
22            IDLE:
23                if (x)
24                    ns = IDLE;
25                else
26                    ns = ZERO;
27            ZERO:
28                if (x)
29                    ns = ONE;
30                else
31                    ns = ZERO;
32            ONE:
33                if (x)
34                    ns = IDLE;
35                else
36                    ns = STORE;
37            STORE:
38                if (x)
39                    ns = IDLE;
40                else
41                    ns = ZERO;
42                default:   ns = IDLE;
43        endcase
44    end
45
46    always @(posedge clk or posedge rst) begin
47        if(rst) begin
48            cs <= IDLE;
49        end
50        else begin
51            cs <= ns;
52        end
53    end
54
55    always @(posedge clk or posedge rst) begin
56        if(rst) begin
57            users_count <= 0;
58        end
59        else begin
60            if (cs == STORE)
61                users_count <= users_count + 1;
62        end
63    end
64
65    assign y = (cs == STORE)? 1:0;
66
67 endmodule
```

- DO file

```

● ● ●

1 vlib work
2 vlog FSM_010.v TESTBENCH.svh package.svh +cover -covercells
3 vsim -voptargs=+acc work.FSM_tb -cover
4 add wave *
5 coverage save FSM_010.ucdb -onexit -du FSM_010
6 run -all

```

- Coverage report

```

#
# =====
# === Instance: /\FSM_tb#DUT
# === Design Unit: work.FSM_010
# =====
# Branch Coverage:
#   Enabled Coverage          Bins    Hits    Misses  Coverage
#   -----                  ----  -----  -----  -----
#   Branches                  20      20       0    100%
#
# =====Branch Details=====
#
# Branch Coverage for instance /\FSM_tb#DUT
#
#   Line      Item          Count    Source
#   ---      ---          ----  -----
#   File FSM_010.v
#   -----CASE Branch-----
#   21                      1002  Count coming in to CASE
#   22          1             232   IDLE:
#
#   27          1             359   ZERO:
#
#   32          1             278   ONE:
#
#   37          1             133   STORE:
#
# Branch totals: 4 hits of 4 branches = 100.00%
#

```

```

#
# -----IF Branch-----
#   23                               232    Count coming in to IF
#   23       1                         107      if (x)
#
#   25                               125
#   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   28                               359    Count coming in to IF
#   28       1                         174      if (x)
#
#   30                               185
#   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   33                               278    Count coming in to IF
#   33       1                         173      if (x)
#
#   35                               105
#   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   38                               133    Count coming in to IF
#   38       1                         31      if (x)
#
#   40                               102
#   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   47                               776    Count coming in to IF
#   47       1                         44      if(rst) begin
#
#   50                               732
#   else begin
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   56                               614    Count coming in to IF
#   56       1                         44      if(rst) begin
#
#   59                               570
#   else begin
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   60                               570    Count coming in to IF
#   60       1                         100      if (cs == STORE)
#
#                               470    All False Count
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   65                               577    Count coming in to IF
#   65       1                         102      assign y = (cs == STORE)? 1:0;
#
#   65       2                         475      assign y = (cs == STORE)? 1:0;
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#
# Condition Coverage:
#   Enabled Coverage           Bins  Covered  Misses  Coverage
#   -----                      ----  -----  -----  -----
#   Conditions                  2     2        0      100.00%
#

```

```

# =====Condition Details=====
#
# Condition Coverage for instance /\FSM_tb#DUT --
#
#   File FSM_010.v
# -----Focused Condition View-----
# Line    60 Item   1 (cs == 3)
# Condition totals: 1 of 1 input term covered = 100.00%
#
#   Input Term   Covered   Reason for no coverage   Hint
#   -----      -----      -----
#   (cs == 3)       Y
#
#   Rows:      Hits  FEC Target          Non-masking condition(s)
#   -----      ----  ---  -----
#   Row  1:       1  (cs == 3)_0      -
#   Row  2:       1  (cs == 3)_1      -
#
# -----Focused Condition View-----
# Line    65 Item   1 (cs == 3)
# Condition totals: 1 of 1 input term covered = 100.00%
#
#   Input Term   Covered   Reason for no coverage   Hint
#   -----      -----      -----
#   (cs == 3)       Y
#
#   Rows:      Hits  FEC Target          Non-masking condition(s)
#   -----      ----  ---  -----
#   Row  1:       1  (cs == 3)_0      -
#   Row  2:       1  (cs == 3)_1      -
#
#
# FSM Coverage:
#   Enabled Coverage           Bins   Hits   Misses   Coverage
#   -----                      ---   ---   ---   -----
#   FSM States                 4      4      0   100.00%
#   FSM Transitions            7      7      0   100.00%
#
# =====FSM Details=====
#
# FSM Coverage for instance /\FSM_tb#DUT --
#
#   FSM_ID: cs
#     Current State Object : cs
#   -----
#     State Value MapInfo :
#   -----
#   Line      State Name        Value
#   ----      -----
#   22        IDLE             0
#   27        ZERO             1
#   32        ONE              2
#   37        STORE            3
#
#   Covered States :
#   -----
#   Line      State        Hit_count
#   ----      -----
#   22        IDLE          186
#   27        ZERO          315
#   32        ONE           173
#   37        STORE          102
#
#   Covered Transitions :
#   -----
#   Line      Trans_ID      Hit_count      Transition
#   ----      -----
#   26        0              116          IDLE -> ZERO
#   29        1              173          ZERO -> ONE
#   48        2              12           ZERO -> IDLE
#   36        3              102          ONE -> STORE
#   34        4              71           ONE -> IDLE
#   41        5              69           STORE -> ZERO
#   39        6              33           STORE -> IDLE
#
#


```


```

#
# Summary Bins Hits Misses Coverage
# -----
#   FSM States 4 4 0 100.00%
#   FSM Transitions 7 7 0 100.00%
# Statement Coverage:
#   Enabled Coverage Bins Hits Misses Coverage
# -----
#   Statements 16 16 0 100.00%
#
#
# Toggle Coverage:
#   Enabled Coverage Bins Hits Misses Coverage
# -----
#   Toggles 26 26 0 100.00%
#
# =====Toggle Details=====
#
# Toggle Coverage for instance /\FSM_tb#DUT --
#
#                               Node 1H->0L 0L->1H "Coverage"
# -----
#                               clk 1 1 100.00
#                               cs[1-0] 1 1 100.00
#                               ns[1-0] 1 1 100.00
#                               rst 1 1 100.00
#                               users_count[4-0] 1 1 100.00
#                               x 1 1 100.00
#                               y 1 1 100.00
#
# Total Node Count = 13
# Toggled Node Count = 13
# Untoggled Node Count = 0
#
# Toggle Coverage = 100.00% (26 of 26 bins)
#
#
# Total Coverage By Instance (filtered view): 100%
#

```

- Questasim snippets





```

# Test passes
# correct counter =      1002 , error counter =      0
# ** Note: $stop    : TESTBENCH.svh(42)
#   Time: 4008 ns  Iteration: 1  Instance: /FSM_tb
# Break in Module FSM_tb at TESTBENCH.svh line 42
$stop

```