

ALSU environment

1. Design



```
1 module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2 parameter INPUT_PRIORITY = "A";
3 parameter FULL_ADDER = "ON";
4 input clk, rst, red_op_A, red_op_B, bypass_A, bypass_B, clk, rst, direction, serial_in;
5 input signed [32:0] cin;
6 output reg [2:0] opcode;
7 input signed [2:0] A, B;
8 output reg [3:0] leds;
9 output reg signed [5:0] out;
10
11 reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
12 reg signed [1:0] cin_reg;
13 reg [2:0] opcode_reg;
14 reg signed [2:0] A_reg, B_reg;
15
16 wire invalid_red_op , invalid;
17
18 //Invalid handling
19 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
20 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
21 assign invalid = invalid_red_op | invalid_opcode;
22
23 //Registering input signals
24 always @ (posedge clk or posedge rst) begin
25   if(rst) begin
26     cin_reg <= 0;
27     red_op_B_reg <= 0;
28     red_op_A_reg <= 0;
29     bypass_B_reg <= 0;
30     bypass_A_reg <= 0;
31     direction_reg <= 0;
32     serial_in_reg <= 0;
33     opcode_reg <= 0;
34     A_reg <= 0;
35     B_reg <= 0;
36   end else begin
37     red_op_B_reg <= cin;
38     red_op_B_reg <= red_op_B;
39     red_op_A_reg <= red_op_A;
40     bypass_B_reg <= bypass_B;
41     bypass_A_reg <= bypass_A;
42     direction_reg <= direction;
43     serial_in_reg <= serial_in;
44     opcode_reg <= opcode;
45     A_reg <= A;
46     B_reg <= B;
47   end
48 end
49
50 //leds output blinking
51 always @ (posedge clk or posedge rst) begin
52   if(rst) begin
53     leds <= 0;
54   end else begin
55     if (invalid)
56       leds <= ~leds;
57     else
58       leds <= 0;
59   end
60 end
61
62 //ALSU output processing
63 always @ (posedge clk or posedge rst) begin
64   if(rst) begin
65     out <= 0;
66   end
67   else begin
68     if (bypass_A_reg && bypass_B_reg)
69       out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
70     else if (bypass_A_reg)
71       out <= A_reg;
72     else if (bypass_B_reg)
73       out <= B_reg;
74     else if (invalid)
75       out <= 0;
76     else begin
77       case (opcode_reg)
78         3'h0: begin
79           if (red_op_A_reg && red_op_B_reg)
80             out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
81           else if (red_op_A_reg)
82             out <= |A_reg;
83           else if (red_op_B_reg)
84             out <= |B_reg;
85           else
86             out <= A_reg | B_reg;
87         end
88         3'h1: begin
89           if (red_op_A_reg && red_op_B_reg)
90             out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
91           else if (red_op_A_reg)
92             out <= ^A_reg;
93           else if (red_op_B_reg)
94             out <= ^B_reg;
95           else
96             out <= A_reg ^ B_reg;
97         end
98         3'h2: out <= (FULL_ADDER == "ON")? A_reg + B_reg + cin_reg : A_reg + B_reg;
99         3'h3: out <= A_reg * B_reg ;
100        3'h4: begin
101          if (direction_reg)
102            out <= {out[4:0], serial_in_reg};
103          else
104            out <= {serial_in_reg, out[5:1]};
105        end
106        3'h5: begin
107          if (direction_reg)
108            out <= {out[4:0], out[5]};
109          else
110            out <= {out[0], out[5:1]};
111        end
112      endcase
113    end
114  end
115 end
116 end
117 endmodule
```

2. Top :

```
● ● ●

1 import uvm_pkg::*;
2 `include "uvm_macros.svh"
3 import ALSU_test_pkg::*;
4
5 module top();
6   bit clk ,reset ;
7   initial begin
8     forever
9       #1 clk =~clk ;
10  end
11  ALSU_if inst_if (clk) ;
12  ALSU inst_DUT (inst_if.A, inst_if.B, inst_if.cin, inst_if.serial_in,
13                  inst_if.red_op_A, inst_if.red_op_B, inst_if.opcode,
14                  inst_if.bypass_A, inst_if.bypass_B, inst_if.clk,
15                  inst_if.rst, inst_if.direction, inst_if.leds, inst_if.out);
16  bind inst_DUT ALSU_assertions inst_assertion (
17    .clk(inst_if.clk),
18    .rst(inst_if.rst),
19    .out(inst_if.out),
20    .leds(inst_if.leds),
21    .opcode(inst_if.opcode),
22    .bypass_A(inst_if.bypass_A),
23    .bypass_B(inst_if.bypass_B),
24    .red_op_A(inst_if.red_op_A),
25    .red_op_B(inst_if.red_op_B),
26    .direction(inst_if.direction),
27    .A(inst_if.A),
28    .B(inst_if.B),
29    .cin(inst_if.cin),
30    .serial_in(inst_if.serial_in)
31  );
32  initial begin
33    uvm_config_db #(virtual ALSU_if)::set(null, "uvm_test_top" , "ALSU_if" ,inst_if) ;
34    run_test("ALSU_test");
35  end
36 endmodule
```

3. ALSU_if:

```
● ● ●

1 interface ALSU_if (clk);
2   input clk ;
3   logic rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
4   logic signed [1:0] cin ;
5   logic [2:0] opcode;
6   logic signed [2:0] A, B;
7   logic [15:0] leds;
8   logic signed [5:0] out;
9 endinterface
```

4. ALSU_test:

```
● ○ ●

1 package ALSU_test_pkg;
2   import ALSU_env_pkg::*;
3   import ALSU_config_pkg::*;
4   import ALSU_reset_seq_pkg::*;
5   import ALSU_seq_1_pkg::*;
6   import ALSU_seq_2_pkg::*;
7   import uvm_pkg::*;
8   `include "uvm_macros.svh"
9
10 class ALSU_test extends uvm_test;
11   `uvm_component_utils(ALSU_test)
12   ALSU_env env ;
13   ALSU_config ALSU_cfg ;
14   ALSU_seq_1 seq_1;
15   ALSU_seq_2 seq_2;
16   ALSU_seq_reset rst_seq;
17
18   function new (string name = "ALSU_test" , uvm_component parent = null);
19     super.new (name , parent) ;
20   endfunction
21
22   function void build_phase (uvm_phase phase);
23     super.build_phase(phase) ;
24     env = ALSU_env::type_id::create("env",this);
25     ALSU_cfg = ALSU_config::type_id::create("ALSU_cfg");
26     seq_1 = ALSU_seq_1::type_id::create("seq_1");
27     seq_2 = ALSU_seq_2::type_id::create("seq_2");
28     rst_seq = ALSU_seq_reset::type_id::create("rst_seq");
29
30     if (!uvm_config_db #(virtual ALSU_if)::get(this, "" , "ALSU_if" , ALSU_cfg.ALSU_vif))
31       `uvm_fatal("build_phase" , "TEST - unable to get the virtual intrface");
32
33     uvm_config_db #(ALSU_config)::set(this , "*" , "CFG" , ALSU_cfg);
34
35   endfunction
36
37   task run_phase (uvm_phase phase);
38     super.run_phase(phase);
39     phase.raise_objection(this);
40     `uvm_info("run_phase" , "reset asserted" , UVM_MEDIUM)
41     rst_seq.start(env.agt.sqr);
42     `uvm_info("run_phase" , "reset deasserted" , UVM_MEDIUM)
43
44     `uvm_info("run_phase" , "seq_1 stimulis generated started " , UVM_MEDIUM)
45     seq_1.start(env.agt.sqr);
46     `uvm_info("run_phase" , "seq_1 stimulis generated ended" , UVM_MEDIUM)
47
48     `uvm_info("run_phase" , "seq_2 stimulis generated started" , UVM_MEDIUM)
49     seq_2.start(env.agt.sqr);
50     `uvm_info("run_phase" , "seq_2 stimulis generated ended" , UVM_MEDIUM)
51     phase.drop_objection(this);
52   endtask: run_phase
53 endclass
54
55 endpackage
```

5. ALSU_configuration:

```
● ● ●
1 package ALSU_config_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   class ALSU_config extends uvm_object;
5     `uvm_object_utils(ALSU_config)
6     virtual ALSU_if ALSU_vif ;
7     function new(string name = "ALSU_config");
8       super.new(name) ;
9     endfunction
10    endclass
11  endpackage
```

6. ALSU_seq_item

```
● ● ●
1 package ALSU_item_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4
5   parameter MAXPOS =  3 ;
6   parameter MAXNEG = -4 ;
7   typedef enum logic [2:0] {
8     OR, XOR, ADD, MULT, SHIFT, ROTATE, INVALID_6, INVALID_7
9   } opcode_t ;
10
11  class ALSU_item extends uvm_sequence_item;
12    `uvm_object_utils(ALSU_item)
13    rand logic rst ;
14    rand logic signed [2:0] A ;
15    rand logic signed [2:0] B ;
16    rand logic signed [1:0] cin ;
17    rand logic serial_in ;
18    rand logic red_op_A ;
19    rand logic red_op_B ;
20    rand logic bypass_A ;
21    rand logic bypass_B ;
22    rand logic direction;
23    rand opcode_t opcode ;
24    rand opcode_t [6] opcode_arr ;
25    logic [15:0] leds;
26    logic signed [5:0] out;
27
28    function new(string name = "ALSU_item");
29      super.new(name);
30    endfunction
31
32    function string convert2string();
33      return $sformatf("%s reset = %b , A = %b , B = %b , cin = %b , serial_in = %b , red_op_A = %b , red_op_B = %b ,
34                      bypass_A = %b , bypass_B = %b , direction = %b , opcode = %b " , super.convert2string() ,
35                      rst , A ,B ,cin , serial_in , red_op_A , red_op_B , bypass_A , bypass_B , direction , opcode);
36    endfunction
37
38    function string convert2string_stimulus();
39      return $sformatf("reset = %b , A = %b , B = %b , cin = %b , serial_in = %b , red_op_A = %b , red_op_B = %b ,
40                      bypass_A = %b , bypass_B = %b , direction = %b , opcode = %b , leds = %b , out = %d " ,
41                      rst , A ,B ,cin , serial_in , red_op_A , red_op_B , bypass_A , bypass_B , direction , opcode , leds , out);
42    endfunction
```

```
1      constraint Arethmatic {
2          if (opcode == ADD || opcode == MULT) {
3              A dist {-4:/25, 0:/25, 3:/25, -3:/5, -2:/5, -1:/5, 1:/5, 2:/5};
4              B dist {-4:/25, 0:/25, 3:/25, -3:/5, -2:/5, -1:/5, 1:/5, 2:/5};
5          }
6      }
7
8      constraint reduction_A {
9          if ( (opcode inside {XOR , OR}) && red_op_A ) {
10             A dist {3'b001:/25, 3'b010:/25, 3'b100:/25,
11                     3'b000:/5, 3'b011:/5, 3'b101:/5, 3'b110:/5, 3'b111:/5};
12             B dist {0:/100} ;
13         }
14     }
15
16     constraint reduction_B {
17         if ( (opcode inside {XOR , OR}) && red_op_B ) {
18             B dist {3'b001:/25, 3'b010:/25, 3'b100:/25,
19                     3'b000:/5, 3'b011:/5, 3'b101:/5, 3'b110:/5, 3'b111:/5};
20             A dist {0:/100} ;
21         }
22     }
23
24     constraint OPCODE {
25         opcode dist { [0:5] :/ 95, [6:7] :/ 5 };
26     }
27
28     constraint BYPASS {
29         bypass_A dist {0:/95 , 1:/5} ;
30         bypass_B dist {0:/95 , 1:/5} ;
31     }
32
33     constraint RESET {
34         rst dist {0:/99 , 1:/1} ;
35     }
36
37     constraint RED_OP {
38         if (opcode == OR || opcode == XOR ) {
39             red_op_A dist {0:/20 , 1:/80} ;
40             red_op_B dist {0:/30 , 1:/70} ;
41         }
42         else {
43             red_op_A dist {0:/95 , 1:/5} ;
44             red_op_B dist {0:/95 , 1:/5} ;
45         }
46     }
47
48     constraint OPCODE_array {
49         foreach (opcode_arr[i])
50             opcode_arr[i] inside {OR, XOR, ADD, MULT, SHIFT, ROTATE};
51
52         foreach (opcode_arr[i])
53             foreach (opcode_arr[j])
54                 if (i != j) opcode_arr[i] != opcode_arr[j];
55     }
56
57     endclass
58 endpackage
```

7. ALSU_reset_sequence:



```
1 package ALSU_reset_seq_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import ALSU_item_pkg::*;
5   class ALSU_seq_reset extends uvm_sequence #(ALSU_item);
6     `uvm_object_utils(ALSU_seq_reset)
7     ALSU_item seq_item ;
8
9     function new(string name = "ALSU_seq_reset");
10      super.new(name);
11    endfunction
12
13    task body;
14      seq_item = ALSU_item ::type_id::create("seq_item");
15      start_item(seq_item);
16      seq_item.rst = 1 ;
17      finish_item(seq_item);
18    endtask
19  endclass
20 endpackage
```

8. ALSU_sequence1



```
1 package ALSU_seq_1_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import ALSU_item_pkg::*;
5   class ALSU_seq_1 extends uvm_sequence #(ALSU_item);
6     `uvm_object_utils(ALSU_seq_1)
7     ALSU_item seq_item ;
8
9     function new(string name = "ALSU_seq_1");
10      super.new(name);
11    endfunction
12
13    task body;
14      seq_item = ALSU_item ::type_id::create("seq_item");
15      seq_item.OPCODE_array.constraint_mode (0) ;
16      repeat (1000) begin
17        start_item(seq_item);
18        assert(seq_item.randomize);
19        finish_item(seq_item);
20      end
21    endtask
22  endclass
23 endpackage
```

9. ALSU_sequence2:

```
● ● ●  
1 package ALSU_seq_2_pkg;  
2     import uvm_pkg::*;  
3     `include "uvm_macros.svh"  
4     import ALSU_item_pkg::*;  
5     class ALSU_seq_2 extends uvm_sequence #(ALSU_item);  
6         `uvm_object_utils(ALSU_seq_2)  
7             ALSU_item seq_item ;  
8  
9         function new(string name = "ALSU_seq_2");  
10            super.new(name);  
11        endfunction  
12  
13        task body;  
14            seq_item = ALSU_item ::type_id::create("seq_item");  
15            seq_item.constraint_mode (0) ;  
16            seq_item.OPCODE_array.constraint_mode (1) ;  
17            repeat (1000) begin  
18                start_item(seq_item);  
19                assert(seq_item.randomize()) with {  
20                    rst == 0;  
21                    bypass_A == 0;  
22                    bypass_B == 0;  
23                    red_op_A == 0;  
24                    red_op_B == 0;  
25                };  
26                finish_item(seq_item);  
27            end  
28        endtask  
29    endclass  
30 endpackage
```

10.ALSU_sequencer

```
● ● ●
1 package ALSU_sequencer_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import ALSU_item_pkg::*;
5   class ALSU_sequencer extends uvm_sequencer #(ALSU_item);
6     `uvm_component_utils(ALSU_sequencer)
7
8     function new(string name = "ALSU_sequencer" , uvm_component parent = null );
9       super.new(name, parent);
10      endfunction
11    endclass
12  endpackage
```

11. ALSU_env:

```
● ● ●
1 package ALSU_env_pkg;
2   import ALSU_scoreboard_pkg::*;
3   import ALSU_agent_pkg::*;
4   import ALSU_coverage_pkg::*;
5   import uvm_pkg::*;
6   `include "uvm_macros.svh"
7
8   class ALSU_env extends uvm_env;
9
10   `uvm_component_utils(ALSU_env)
11   ALSU_agent agt ;
12   ALSU_coverage cov ;
13   ALSU_scoreboard sb ;
14
15   function new (string name = "ALSU_env" , uvm_component parent = null);
16     super.new(name , parent) ;
17   endfunction
18
19   function void build_phase (uvm_phase phase);
20     super.build_phase(phase) ;
21     agt = ALSU_agent::type_id::create("agt",this);
22     cov = ALSU_coverage::type_id::create("cov",this);
23     sb = ALSU_scoreboard::type_id::create("sb",this);
24   endfunction
25
26   function void connect_phase (uvm_phase phase);
27     super.connect_phase(phase) ;
28     agt.agt_ap.connect(sb.sb_export);
29     agt.agt_ap.connect(cov.cov_export);
30   endfunction
31 endclass
32 endpackage
```

12. ALSU_agent

```
 1 package ALSU_agent_pkg;
 2     import uvm_pkg::*;
 3     `include "uvm_macros.svh"
 4     import ALSU_sequencer_pkg::*;
 5     import ALSU_driver_pkg::*;
 6     import ALSU_config_pkg::*;
 7     import ALSU_monitor_pkg::*;
 8     import ALSU_item_pkg::*;
 9
10    class ALSU_agent extends uvm_agent;
11        `uvm_component_utils(ALSU_agent)
12        ALSU_sequencer sqr ;
13        ALSU_driver drv ;
14        ALSU_monitor mon;
15        ALSU_config ALSU_cfg;
16        uvm_analysis_port #(ALSU_item) agt_ap;
17
18        function new(string name = "ALSU_agent" , uvm_component parent = null );
19            super.new(name, parent);
20        endfunction
21
22        function void build_phase (uvm_phase phase);
23            super.build_phase(phase);
24            if (!uvm_config_db #(ALSU_config)::get(this, "", "CFG", ALSU_cfg)) begin
25                `uvm_fatal("build_phase", "AGENT - unable to get configuration object");
26            end
27            sqr = ALSU_sequencer::type_id::create("sqr",this);
28            drv = ALSU_driver::type_id::create("drv",this);
29            mon = ALSU_monitor::type_id::create("mon",this);
30            agt_ap = new("agt_ap",this);
31        endfunction
32
33        function void connect_phase(uvm_phase phase);
34            super.connect_phase(phase);
35            drv.ALSU_vif = ALSU_cfg.ALSU_vif;
36            mon.ALSU_vif = ALSU_cfg.ALSU_vif;
37            drv.seq_item_port.connect(sqr.seq_item_export);
38            mon.mon_ap.connect(agt_ap);
39        endfunction
40    endclass
41 endpackage
```

13. ALSU_driver:

```
1 package ALSU_driver_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import ALSU_item_pkg::*;
5
6     class ALSU_driver extends uvm_driver #(ALSU_item);
7         `uvm_component_utils(ALSU_driver)
8         virtual ALSU_if ALSU_vif;
9         ALSU_item stim_seq_item;
10
11        function new (string name = "ALSU_driver", uvm_component parent = null);
12            super.new(name, parent);
13        endfunction
14
15        task run_phase(uvm_phase phase);
16            super.run_phase(phase);
17            forever begin
18                stim_seq_item = ALSU_item::type_id::create("stim_seq_item");
19                seq_item_port.get_next_item(stim_seq_item);
20                ALSU_vif.rst = stim_seq_item.rst ;
21                ALSU_vif.red_op_A = stim_seq_item.red_op_A;
22                ALSU_vif.red_op_B = stim_seq_item.red_op_B;
23                ALSU_vif.bypass_A = stim_seq_item.bypass_A;
24                ALSU_vif.bypass_B = stim_seq_item.bypass_B;
25                ALSU_vif.direction = stim_seq_item.direction;
26                ALSU_vif.serial_in = stim_seq_item.serial_in;
27                ALSU_vif.cin = stim_seq_item.cin;
28                ALSU_vif.A = stim_seq_item.A;
29                ALSU_vif.B = stim_seq_item.B;
30                ALSU_vif.opcode = stim_seq_item.opcode;
31                @(negedge ALSU_vif.clk);
32                seq_item_port.item_done();
33            end
34        endtask
35    endclass
36 endpackage
```

14. ALSU_monitor:

```
1 package ALSU_monitor_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import ALSU_item_pkg::*;
5
6   class ALSU_monitor extends uvm_monitor;
7     `uvm_component_utils(ALSU_monitor)
8     virtual ALSU_if ALSU_vif;
9     ALSU_item rsp_seq_item;
10    uvm_analysis_port #(ALSU_item) mon_ap;
11
12   function new (string name = "ALSU_monitor", uvm_component parent = null);
13     super.new(name, parent);
14   endfunction
15
16   function void build_phase(uvm_phase phase);
17     super.build_phase(phase);
18     mon_ap = new("mon_ap",this);
19   endfunction
20
21   task run_phase(uvm_phase phase);
22     super.run_phase(phase);
23     forever begin
24       rsp_seq_item = ALSU_item::type_id::create("rsp_seq_item");
25       rsp_seq_item.rst = ALSU_vif.rst ;
26       rsp_seq_item.serial_in = ALSU_vif.serial_in ;
27       rsp_seq_item.direction = ALSU_vif.direction ;
28       rsp_seq_item.red_op_A = ALSU_vif.red_op_A ;
29       rsp_seq_item.red_op_B = ALSU_vif.red_op_B ;
30       rsp_seq_item.bypass_A = ALSU_vif.bypass_A ;
31       rsp_seq_item.bypass_B = ALSU_vif.bypass_B ;
32       rsp_seq_item.A = ALSU_vif.A ;
33       rsp_seq_item.B = ALSU_vif.B ;
34       rsp_seq_item.cin = ALSU_vif.cin ;
35       rsp_seq_item.opcode = opcode_t'(ALSU_vif.opcode);
36       rsp_seq_item.leds = ALSU_vif.leds ;
37       rsp_seq_item.out = ALSU_vif.out ;
38       @(negedge ALSU_vif.clk);
39       mon_ap.write(rsp_seq_item);
40     end
41   endtask
42 endclass
43 endpackage
```

15. ALSU_scoreboard:

```
● ● ●
1 package ALSU_scoreboard_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import ALSU_item_pkg::*;

5
6   class ALSU_scoreboard extends uvm_scoreboard;
7     `uvm_component_utils(ALSU_scoreboard)
8     uvm_analysis_export #(ALSU_item) sb_export;
9     uvm_tlm_analysis_fifo #(ALSU_item) sb_fifo;
10    ALSU_item seq_item_sb;
11    logic signed [5:0] out_ref;
12    logic [15:0] leds_ref ;
13    bit invalid ;
14
15    ALSU_item ref_pipe[$];
16    ALSU_item tmp;
17
18    int error_count = 0 ;
19    int correct_count = 0 ;
20
21    function new (string name = "ALSU_scoreboard" , uvm_component parent = null);
22      super.new(name , parent) ;
23    endfunction
24
25    function void build_phase (uvm_phase phase);
26      super.build_phase(phase);
27      sb_export = new("sb_export",this);
28      sb_fifo = new("sb_fifo",this);
29    endfunction
30
31    function void connect_phase(uvm_phase phase);
32      super.connect_phase(phase);
33      sb_export.connect(sb_fifo.analysis_export);
34    endfunction
35
36    function void report_phase(uvm_phase phase);
37      super.report_phase(phase);
38      `uvm_info("SCOREBOARD", $sformatf(
39        "Simulation Summary: correct_count=
40        , error_count, correct_count, error_count
41        ",          ), UVM_NONE)
42    endfunction
43
```

```

1  task run_phase (uvm_phase phase);
2      super.run_phase(phase);
3      forever begin
4          tmp = ALSU_item::type_id::create("tmp");
5          sb_fifo.get(seq_item_sb);
6          seq_item_sb.copy(tmp);
7          ref_pipe.push_back(tmp);
8          if (ref_pipe.size() >= 2) begin
9              ALSU_item delayed_item;
10             delayed_item = ref_pipe.pop_front();
11             ref_seq_item_chk_model(delayed_item);
12             if (delayed_item.out != out_ref || delayed_item.leds != leds_ref) begin
13                 `uvm_error("SCOREBOARD", $sformatf(
14                     "Comparison FAIL: opcode=
15                     , A= %0h, expected %0h",
16                     , B= %0h, delayed_item.opcode, delayed_item.A, delayed_item.B,
17                     delayed_item.out, delayed_item.leds, out_ref, leds_ref))
18                 , got_out= error_count++;
19                 leds=%0h, else correct_count++;
20             end
21         end
22     endtask : run_phase
23
24
25     task ref_seq_item_chk_model(ALSU_item seq_item_chk);
26         leds_ref = 0 ;
27         invalid = (seq_item_sb.opcode == 3'b110) ||
28             (seq_item_sb.opcode == 3'b111) ||
29             ((seq_item_sb.red_op_A || seq_item_sb.red_op_B) &&
30             (seq_item_sb.opcode != 3'b000) && (seq_item_sb.opcode != 3'b001)) ;
31         if (seq_item_sb.rst) begin
32             out_ref = 0 ;
33         end
34         else if (seq_item_sb.bypass_A) out_ref = seq_item_sb.A;
35         else if (seq_item_sb.bypass_B) out_ref = seq_item_sb.B;
36         else if (invalid) out_ref = 0;
37         else if (seq_item_sb.opcode == 0) begin
38             if (seq_item_sb.red_op_A) out_ref = |seq_item_sb.A;
39             else if (seq_item_sb.red_op_B) out_ref = |seq_item_sb.B ;
40             else out_ref = seq_item_sb.A | seq_item_sb.B ;
41         end
42         else if (seq_item_sb.opcode == 1) begin
43             if (seq_item_sb.red_op_A) out_ref = ^seq_item_sb.A ;
44             else if (seq_item_sb.red_op_B) out_ref = ^seq_item_sb.B ;
45             else out_ref = seq_item_sb.A ^ seq_item_sb.B ;
46         end
47         else if (seq_item_sb.opcode == 2) out_ref = seq_item_sb.A + seq_item_sb.B + seq_item_sb.cin ;
48         else if (seq_item_sb.opcode == 3) out_ref = seq_item_sb.A * seq_item_sb.B ;
49         else if (seq_item_sb.opcode == 4) begin
50             if (seq_item_sb.direction) out_ref = {out_ref[4:0] , seq_item_sb.serial_in } ;
51             else out_ref = {seq_item_sb.serial_in , out_ref[5:1] } ;
52         end
53         else if (seq_item_sb.opcode == 5) begin
54             if (seq_item_sb.direction) out_ref = {out_ref[4:0] , out_ref[5] } ;
55             else out_ref = {out_ref[0] , out_ref[5:1] } ;
56         end
57
58         if (seq_item_sb.rst) leds_ref = 0 ;
59         begin
60             if (invalid)
61                 leds_ref = ~leds_ref;
62         end
63     endtask
64 endclass
65
66 endpackage

```

16. ALSU_coverage:

```
 1 package ALSU_coverage_pkg;
 2   import uvm_pkg::*;
 3   import ALSU_item_pkg::*;
 4   `include "uvm_macros.svh"
 5
 6   class ALSU_coverage extends uvm_component;
 7     `uvm_component_utils(ALSU_coverage)
 8     uvm_analysis_export #(ALSU_item) cov_export;
 9     uvm_tlm_analysis_fifo #(ALSU_item) cov_fifo;
10     ALSU_item seq_item_cov;
11
12   covergroup covcode;
13     A_cp : coverpoint seq_item_cov.A {
14       bins A_data_0          = { 0 }      ;
15       bins A_data_max        = {MAXPOS}  ;
16       bins A_data_min        = {MAXNEG}  ;
17       bins A_data_default    = default   ;
18       bins A_data_walkingones[] = {001,010,100} iff (seq_item_cov.red_op_A) ;
19     }
20     B_cp : coverpoint seq_item_cov.B {
21       bins B_data_0          = { 0 }      ;
22       bins B_data_max        = {MAXPOS}  ;
23       bins B_data_min        = {MAXNEG}  ;
24       bins B_data_default    = default   ;
25       bins B_data_walkingones[] = {001,010,100} iff (seq_item_cov.red_op_B) ;
26     }
27     ALU_CP : coverpoint seq_item_cov.opcode {
28       bins Bins_shift[]      = {SHIFT , ROTATE} ;
29       bins Bins_arith[]      = {ADD , MULT} ;
30       bins Bins_bitwise[]    = {OR , XOR} ;
31       bins Bins_invalid      = {INVALID_6 , INVALID_7} ;
32       bins trans   = (OR => XOR => ADD => MULT => SHIFT => ROTATE) ;
33     }
34     arith_A: cross A_cp , ALU_CP {
35       option.cross_auto_bin_max = 0 ;
36       bins arith_zero = binsof (ALU_CP.Bins_arith) && binsof (A_cp.A_data_0) ;
37       bins arith_max  = binsof (ALU_CP.Bins_arith) && binsof (A_cp.A_data_max) ;
38       bins arith_min  = binsof (ALU_CP.Bins_arith) && binsof (A_cp.A_data_min) ;
39     }
40     arith_B: cross B_cp , ALU CP {
41       option.cross_auto_bin_max = 0 ;
42       bins arith_zero = binsof (ALU_CP.Bins_arith) && binsof (B_cp.B_data_0) ;
43       bins arith_max  = binsof (ALU_CP.Bins_arith) && binsof (B_cp.B_data_max) ;
44       bins arith_min  = binsof (ALU_CP.Bins_arith) && binsof (B_cp.B_data_min) ;
45     }
46     cin_cp: coverpoint seq_item_cov.cin iff (seq_item_cov.opcode == ADD) {
47       bins zero_cin = {0} ;
48       bins one_cin  = {1} ;
49     }
50     direction_cp : coverpoint seq_item_cov.direction iff (seq_item_cov.opcode inside {SHIFT , ROTATE}) {
51       bins zero_direction = {0} ;
52       bins one_direction  = {1} ;
53     }
54     serial_in_cp : coverpoint seq_item_cov.serial_in iff (seq_item_cov.opcode == SHIFT) {
55       bins zero_serial_in = {0} ;
56       bins one_serial_in  = {1} ;
57     }
58     walking_one_A : cross ALU_CP , A_cp , B_cp {
59       option.cross_auto_bin_max = 0 ;
60       bins A_walkingones = binsof (ALU_CP.Bins_bitwise) && binsof (A_cp.A_data_walkingones) && binsof (B_cp.B_data_0) iff (seq_item_cov.red_op_A) ;
61     }
62     walking_one_B : cross ALU_CP , A_cp , B_cp {
63       option.cross_auto_bin_max = 0 ;
64       bins B_walkingones = binsof (ALU_CP.Bins_bitwise) && binsof (B_cp.B_data_walkingones) && binsof (A_cp.A_data_0) iff (seq_item_cov.red_op_B) ;
65     }
66     invalid_cp : coverpoint seq_item_cov.opcode iff (seq_item_cov.red_op_A || seq_item_cov.red_op_B) {
67       bins invalid_opcode = {ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7} ;
68     }
69   endgroup

```

```
1      function new (string name = "ALSU_coverage" , uvm_component parent = null);
2          super.new(name , parent) ;
3          covcode = new() ;
4      endfunction
5
6      function void build_phase (uvm_phase phase);
7          super.build_phase(phase);
8          cov_export = new("cov_export",this);
9          cov_fifo   = new("cov_fifo",this);
10         endfunction
11
12         function void connect_phase(uvm_phase phase);
13             super.connect_phase(phase);
14             cov_export.connect(cov_fifo.analysis_export);
15         endfunction
16
17         task run_phase (uvm_phase phase);
18             super.run_phase(phase);
19             forever begin
20                 cov_fifo.get(seq_item_cov);
21                 covcode.sample();
22             end
23         endtask
24     endclass
25 endpackage
```

17.ALSU_assertion:

```
1 import uvm_pkg::*;
2 `include "uvm_macros.svh"
3
4 module ALSU_assertions #(
5     parameter INPUT_PRIORITY = "A"
6 ) (
7     input logic clk,
8     input logic rst,
9     input logic signed [5:0] out,
10    input logic [15:0] leds,
11    input logic [2:0] opcode,
12    input logic bypass_A,
13    input logic bypass_B,
14    input logic red_op_A,
15    input logic red_op_B,
16    input logic direction,
17    input logic signed [2:0] A,
18    input logic signed [2:0] B,
19    input logic [1:0] cin,
20    input logic serial_in
21 );
22
23 // Internal signal to track previous values for shift operations
24 logic signed [5:0] out_prev;
25 always @(posedge clk) begin
26     out_prev <= out;
27 end
28
29 // 1. After reset, outputs must be zero (with proper timing)
30 property reset_clears_outputs;
31     @ (posedge clk) rst |=> (out == 0) and (leds == 0);
32 endproperty
33 assert property(reset_clears_outputs)
34     else `uvm_error("ASSERT", "Outputs not cleared after reset");
35
36 // 2. Invalid opcode (110=6, 111=7) -> out must be 0 after 2 cycles
37 property invalid_opcode_out_zero;
38     @ (posedge clk) disable iff (rst)
39         (opcode inside {3'b110, 3'b111} && !bypass_A && !bypass_B) |=> ##1 (out == 0);
40 endproperty
41 assert property(invalid_opcode_out_zero)
42     else `uvm_error("ASSERT", "Invalid opcode did not force out=0");
43
44 // 3. Invalid opcode causes LEDs to toggle
45 property invalid_opcode_leds_toggle;
46     @ (posedge clk) disable iff (rst)
47         (opcode inside {3'b110, 3'b111}) |=> ##1 (leds == ~$past(leds));
48 endproperty
49 assert property(invalid_opcode_leds_toggle)
50     else `uvm_error("ASSERT", "LEDs did not toggle on invalid opcode");
```

```

1 // 4. Valid opcode -> LEDs must be 0
2 property valid_opcode_leds_zero;
3     @(posedge clk) disable iff (rst)
4         !(opcode inside {3'b110, 3'b111}) &&
5             !((red_op_A | red_op_B) && (opcode[1] | opcode[2]))
6             |=> ###1 (leds == 0);
7 endproperty
8 assert property(valid_opcode_leds_zero)
9     else `uvm_error("ASSERT", "LEDs not zero for valid operation");
10
11 // 5. Bypass_A active (and bypass_B not active) -> out = A after 2 cycles
12 property bypass_A_correct;
13     @(posedge clk) disable iff (rst)
14         (bypass_A && !bypass_B) |-> ##2 (out == $past(A, 2));
15 endproperty
16 assert property(bypass_A_correct)
17     else `uvm_error("ASSERT", "Bypass A mismatch");
18
19 // 6. Bypass_B active (and bypass_A not active) -> out = B after 2 cycles
20 property bypass_B_correct;
21     @(posedge clk) disable iff (rst)
22         (bypass_B && !bypass_A) |-> ##2 (out == $past(B, 2));
23 endproperty
24 assert property(bypass_B_correct)
25     else `uvm_error("ASSERT", "Bypass B mismatch");
26
27 // 7. Both bypass_A and bypass_B active -> priority based on parameter
28 property both_bypass_priority_A;
29     @(posedge clk) disable iff (rst)
30         (bypass_A && bypass_B) |-> ##2 (out == $past(A, 2));
31 endproperty
32 assert property(both_bypass_priority_A)
33     else `uvm_error("ASSERT", "Both bypass active - priority A failed");
34
35 // 8. OR operation (opcode=000) without reduction
36 property or_operation;
37     @(posedge clk) disable iff (rst)
38         (opcode == 3'b000 && !red_op_A && !red_op_B && !bypass_A && !bypass_B)
39         |-> ##2 (out == ($past(A, 2) | $past(B, 2)));
40 endproperty
41 assert property(or_operation)
42     else `uvm_error("ASSERT", "OR operation failed");
43
44 // 9. XOR operation (opcode=001) without reduction
45 property xor_operation;
46     @(posedge clk) disable iff (rst)
47         (opcode == 3'b001 && !red_op_A && !red_op_B && !bypass_A && !bypass_B)
48         |-> ##2 (out == ($past(A, 2) ^ $past(B, 2)));
49 endproperty
50 assert property(xor_operation)
51     else `uvm_error("ASSERT", "XOR operation failed");
52
53 // 10. Reduction OR on A (opcode=000, red_op_A=1, red_op_B=0)
54 property reduction_or_A;
55     @(posedge clk) disable iff (rst)
56         (opcode == 3'b000 && red_op_A && !red_op_B && !bypass_A && !bypass_B)
57         |-> ##2 (out == |$past(A, 2));
58 endproperty
59 assert property(reduction_or_A)
60     else `uvm_error("ASSERT", "Reduction OR A failed");
61
62 // 11. Invalid red_op with non-bitwise opcode -> out = 0
63 property invalid_red_op;
64     @(posedge clk) disable iff (rst)
65         ((red_op_A | red_op_B) && (opcode[1] | opcode[2]) && !bypass_A && !bypass_B)
66         |-> ##2 (out == 0);
67 endproperty
68 assert property(invalid_red_op)
69     else `uvm_error("ASSERT", "Invalid red_op did not force out=0");
70
71
72 endmodule

```

18.DO file


```
1 vlib work
2 vlog -f src_files.list
3 vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all
4 add wave /top/inst_if/*
5 coverage save ALSU.ucdb -onexit
6 run -all
```

19.Source file


```
1 ALSU_if.sv
2 ALSU.v
3 ALSU_config.sv
4 ALSU_seq_item.sv
5 ALSU_seq1.sv
6 ALSU_seq2.sv
7 ALSU_reset_seq.sv
8 ALSU_sequencer.sv
9 ALSU_driver.sv
10 ALSU_monitor.sv
11 ALSU_scoreboard.sv
12 ALSU_coverage.sv
13 ALSU_agent.sv
14 ALSU_env.sv
15 ALSU_test.sv
16 ALSU_assertion.sv
17 top.sv
```

20. Questa_sim Waveform:


- Waveform showing whole driving data successful:




- Waveforms showing the reset behavior:




- Waveforms showing the behavior of the first sequence:






- Waveforms showing the behavior of the second sequence:



- Waveform showing no assertion error:



21.Coverage report:



COVERGROUP COVERAGE:				
Covergroup	Metric	Goal	Bins	Status
TYPE /ALSU_coverage_pkg/ALSU_coverage/covcode	100.00%	100	-	Covered
covered/total bins:	30	30	-	
missing/total bins:	0	30	-	
% Hit:	100.00%	100	-	
Coverpoint A_cp	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
bin A_data_0	379	1	-	Covered
bin A_data_max	249	1	-	Covered
bin A_data_min	282	1	-	Covered
bin A_data_walkingones[1]	40	1	-	Covered
default bin A_data_default	850	-	-	Occurred
Coverpoint B_cp	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
bin B_data_0	409	1	-	Covered
bin B_data_max	270	1	-	Covered
bin B_data_min	290	1	-	Covered
bin B_data_walkingones[1]	31	1	-	Covered
default bin B_data_default	813	-	-	Occurred
Coverpoint ALU_CP	100.00%	100	-	Covered
covered/total bins:	7	7	-	
missing/total bins:	0	7	-	
% Hit:	100.00%	100	-	
bin Bins_shift[SHIFT]	285	1	-	Covered
bin Bins_shift[ROTATE]	299	1	-	Covered
bin Bins_arith[ADD]	270	1	-	Covered
bin Bins_arith[MULT]	306	1	-	Covered
bin Bins_bitwise[OR]	255	1	-	Covered
bin Bins_bitwise[XOR]	274	1	-	Covered
bin Bins_invalid	310	1	-	Covered
Coverpoint cin_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin zero_cin	75	1	-	Covered
bin one_cin	64	1	-	Covered
Coverpoint direction_cp	100.00%	100	-	Covered

	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
# Hit:	100.00%	100	-	
bin zero_direction	274	1	-	Covered
bin one_direction	310	1	-	Covered
Coverpoint serial_in_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
# Hit:	100.00%	100	-	
bin zero_serial_in	130	1	-	Covered
bin one_serial_in	155	1	-	Covered
Coverpoint invalid_cp	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
# Hit:	100.00%	100	-	
bin invalid_opcode	77	1	-	Covered
Cross arith_A	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
# Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin arith_zero	100	1	-	Covered
bin arith_max	106	1	-	Covered
bin arith_min	111	1	-	Covered
Cross arith_B	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
# Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin arith_zero	113	1	-	Covered
bin arith_max	111	1	-	Covered
bin arith_min	120	1	-	Covered
Cross walking_one_A	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
# Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin A_walkingones	34	1	-	Covered
Cross walking_one_B	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
# Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin B_walkingones	30	1	-	Covered
TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1				

22.Functional coverage

```

# =====
# === Instance: /top/inst_DUT/inst_assertion
# === Design Unit: work.ALSU_assertions
# =====
#
# Assertion Coverage:
#   Assertions      11      11      0  100.00%
# -----
#   Name           File(Line)      Failure      Pass
#                  Count        Count
# -----
#   /top/inst_DUT/inst_assertion/assert_invalid_red_op
#     ALSU_assertion.sv(119)      0      1
#   /top/inst_DUT/inst_assertion/assert_reduction_or_A
#     ALSU_assertion.sv(110)      0      1
#   /top/inst_DUT/inst_assertion/assert_xor_operation
#     ALSU_assertion.sv(101)      0      1
#   /top/inst_DUT/inst_assertion/assert_or_operation
#     ALSU_assertion.sv(92)      0      1
#   /top/inst_DUT/inst_assertion/assert_both_bypass_priority_A
#     ALSU_assertion.sv(83)      0      1
#   /top/inst_DUT/inst_assertion/assert_bypass_B_correct
#     ALSU_assertion.sv(75)      0      1
#   /top/inst_DUT/inst_assertion/assert_bypass_A_correct
#     ALSU_assertion.sv(67)      0      1
#   /top/inst_DUT/inst_assertion/assert_valid_opcode_leds_zero
#     ALSU_assertion.sv(59)      0      1
#   /top/inst_DUT/inst_assertion/assert_invalid_opcode_leds_toggle
#     ALSU_assertion.sv(49)      0      1
#   /top/inst_DUT/inst_assertion/assert_invalid_opcode_out_zero
#     ALSU_assertion.sv(41)      0      1
#   /top/inst_DUT/inst_assertion/assert_reset_clears_outputs
#     ALSU_assertion.sv(33)      0      1
#

```

```

# =====
# === Instance: /ALSU_coverage_pkg
# === Design Unit: work.ALSU_coverage_pkg
# =====

#
# Covergroup Coverage:
#   Covergroups          1      na      na  100.00%
#     Coverpoints/Crosses 11      na      na      na
#     Covergroup Bins    30      30      0   100.00%
# -----
#   Covergroup           Metric   Goal   Bins   Status
#   TYPE /ALSU_coverage_pkg/ALSU_coverage/covcode 100.00% 100  -  Covered
#     covered/total bins: 30 30  -
#     missing/total bins: 0 30  -
#     % Hit: 100.00% 100  -
#     Coverpoint A_cp 100.00% 100  -  Covered
#       covered/total bins: 4 4  -
#       missing/total bins: 0 4  -
#       % Hit: 100.00% 100  -
#       bin A_data_0 379 1  -  Covered
#       bin A_data_max 249 1  -  Covered
#       bin A_data_min 282 1  -  Covered
#       bin A_data_walkingones[1] 40 1  -  Covered
#       default bin A_data_default 850  -  Occurred
#     Coverpoint B_cp 100.00% 100  -  Covered
#       covered/total bins: 4 4  -
#       missing/total bins: 0 4  -
#       % Hit: 100.00% 100  -
#       bin B_data_0 409 1  -  Covered
#       bin B_data_max 270 1  -  Covered
#       bin B_data_min 290 1  -  Covered
#       bin B_data_walkingones[1] 31 1  -  Covered
#       default bin B_data_default 813  -  Occurred
#     Coverpoint ALU_CP 100.00% 100  -  Covered
#       covered/total bins: 7 7  -
#       missing/total bins: 0 7  -
#       % Hit: 100.00% 100  -
#       bin Bins_shift[SHIFT] 285 1  -  Covered
#       bin Bins_shift[ROTATE] 299 1  -  Covered
#       bin Bins_arith[ADD] 270 1  -  Covered
#       bin Bins_arith[MULT] 306 1  -  Covered
#       bin Bins_bitwise[OR] 255 1  -  Covered
#       bin Bins_bitwise[XOR] 274 1  -  Covered
#       bin Bins_invalid 310 1  -  Covered
# =====
# === Instance: /ALSU_seq_2_pkg
# === Design Unit: work.ALSU_seq_2_pkg
# =====

#
# Assertion Coverage:
#   Assertions          1      1      0  100.00%
# -----
#   Name        File(Line)      Failure      Pass
#                   Count        Count
#   -----
#   /ALSU_seq_2_pkg/ALSU_seq_2/body/#ublk#145558711#17/immed_19
#             ALSU_seq2.sv(19) 0 1
#   -

#
# === Instance: /ALSU_seq_1_pkg
# === Design Unit: work.ALSU_seq_1_pkg
# =====

#
# Assertion Coverage:
#   Assertions          1      1      0  100.00%
# -----
#   Name        File(Line)      Failure      Pass
#                   Count        Count
#   -----
#   /ALSU_seq_1_pkg/ALSU_seq_1/body/#ublk#145624247#16/immed_18
#             ALSU_seq1.sv(18) 0 1
#   -

```

#	Coverpoint cin_cp	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	
#	missing/total bins:	0	2	-	
#	% Hit:	100.00%	100	-	
#	bin zero_cin	75	1	-	Covered
#	bin one_cin	64	1	-	Covered
#	Coverpoint direction_cp	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	
#	missing/total bins:	0	2	-	
#	% Hit:	100.00%	100	-	
#	bin zero_direction	274	1	-	Covered
#	bin one_direction	310	1	-	Covered
#	Coverpoint serial_in_cp	100.00%	100	-	Covered
#	covered/total bins:	2	2	-	
#	missing/total bins:	0	2	-	
#	% Hit:	100.00%	100	-	
#	bin zero_serial_in	130	1	-	Covered
#	bin one_serial_in	155	1	-	Covered
#	Coverpoint invalid_cp	100.00%	100	-	Covered
#	covered/total bins:	1	1	-	
#	missing/total bins:	0	1	-	
#	% Hit:	100.00%	100	-	
#	bin invalid_opcode	77	1	-	Covered
#	Cross arith_A	100.00%	100	-	Covered
#	covered/total bins:	3	3	-	
#	missing/total bins:	0	3	-	
#	% Hit:	100.00%	100	-	
#	Auto, Default and User Defined Bins:				
#	bin arith_zero	100	1	-	Covered
#	bin arith_max	106	1	-	Covered
#	bin arith_min	111	1	-	Covered
#	Cross arith_B	100.00%	100	-	Covered
#	covered/total bins:	3	3	-	
#	missing/total bins:	0	3	-	
#	% Hit:	100.00%	100	-	
#	Auto, Default and User Defined Bins:				
#	bin A_walkingones	113	1	-	Covered
#	bin B_walkingones	111	1	-	Covered
#	bin C_walkingones	120	1	-	Covered
#	Cross walking_one_A	100.00%	100	-	Covered
#	covered/total bins:	1	1	-	
#	missing/total bins:	0	1	-	
#	% Hit:	100.00%	100	-	
#	Auto, Default and User Defined Bins:				
#	bin A_walkingones	34	1	-	Covered
#	Cross walking_one_B	100.00%	100	-	Covered
#	covered/total bins:	1	1	-	
#	missing/total bins:	0	1	-	
#	% Hit:	100.00%	100	-	
#	Auto, Default and User Defined Bins:				
#	bin B_walkingones	30	1	-	Covered
#					
#	ASSERTION RESULTS:				
#	-----				
#	Name	File(Line)	Failure Count	Pass Count	
#					
#	-----				
#	/top/inst_DUT/inst_assertion/assert_invalid_red_op	ALSU_assertion.sv(119)	0	1	
#					
#	/top/inst_DUT/inst_assertion/assert_reduction_or_A	ALSU_assertion.sv(110)	0	1	
#					
#	/top/inst_DUT/inst_assertion/assert_xor_operation	ALSU_assertion.sv(101)	0	1	
#					
#	/top/inst_DUT/inst_assertion/assert_or_operation	ALSU_assertion.sv(92)	0	1	
#					
#	/top/inst_DUT/inst_assertion/assert_both_bypass_priority_A	ALSU_assertion.sv(83)	0	1	
#					
#	/top/inst_DUT/inst_assertion/assert_bypass_B_correct	ALSU_assertion.sv(75)	0	1	
#					
#	/top/inst_DUT/inst_assertion/assert_bypass_A_correct	ALSU_assertion.sv(67)	0	1	
#					
#	/top/inst_DUT/inst_assertion/assert_valid_opcode_leds_zero	ALSU_assertion.sv(59)	0	1	
#					
#	/top/inst_DUT/inst_assertion/assert_invalid_opcode_leds_toggle	ALSU_assertion.sv(49)	0	1	
#					
#	/top/inst_DUT/inst_assertion/assert_invalid_opcode_out_zero	ALSU_assertion.sv(41)	0	1	
#					
#	/top/inst_DUT/inst_assertion/assert_reset_clears_outputs	ALSU_assertion.sv(33)	0	1	
#					
#	/ALSU_seq_2_pkg/ALSU_seq_2/body/#ublk#145558711#17/immed_19	ALSU_seq2.sv(19)	0	1	
#					
#	/ALSU_seq_1_pkg/ALSU_seq_1/body/#ublk#145624247#16/immed_18	ALSU_seq1.sv(18)	0	1	
#					
#	Total Coverage By Instance (filtered view): 100.00%				
#					
#	End time: 14:47:34 on Oct 02, 2025, Elapsed time: 0:00:00				

23. UVM report showing no errors :

```
# ****
# UVM_INFO ALSU_test.sv(42) @ 2: uvm_test_top [run_phase] reset deasserted
# UVM_INFO ALSU_test.sv(44) @ 2: uvm_test_top [run_phase] seq_1 stimulus generated started
# UVM_INFO ALSU_test.sv(46) @ 2002: uvm_test_top [run_phase] seq_1 stimulus generated ended
# UVM_INFO ALSU_test.sv(48) @ 2002: uvm_test_top [run_phase] seq_2 stimulus generated started
# UVM_INFO ALSU_test.sv(50) @ 4002: uvm_test_top [run_phase] seq_2 stimulus generated ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(126) @ 4002: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ALSU_scoreboard.sv(38) @ 4002: uvm_test_top.env_sb [SCOREBOARD] Simulation Summary: correct_count=2000, error_count=0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 11
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [SCOREBOARD] 1
# [TEST_DONE] 1
# [run_phase] 6
# ** Note: $finish    : C:/questasim64_2021.1/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
```