

P1) counter

1. Testbench code

```
1 module priority_enc_tb(priority_enc_if.TEST enc_TEST);
2     integer D_count ;
3
4     initial begin
5         enc_TEST.rst = 1 ;
6         @(negedge enc_TEST.clk);
7         // TEST_1
8         enc_TEST.rst = 0 ;
9         // TEST_2
10        for (D_count = 0 ; D_count < 17 ; D_count = D_count + 1 ) begin
11            @(posedge enc_TEST.clk);
12            enc_TEST.D = D_count ;
13            $display ("D = %b , Y = %b , enc_TEST.valid = %b" , enc_TEST.D , enc_TEST.Y , enc_TEST.valid) ;
14        end
15        $stop ;
16    end
17 endmodule
```

2. Top module code

```
1 module priority_enc_top();
2     bit clk ;
3     initial begin
4         clk = 0;
5         forever begin
6             #2 clk = ~clk;
7         end
8     end
9
10    priority_enc_if inst_interface (clk) ;
11    priority_enc inst_design (inst_interface) ;
12    priority_enc_tb inst_tb (inst_interface) ;
13    bind priority_enc priority_enc_sva inst_sva (.enc_sva(enc_DUT)) ;
14 endmodule
```


3. SVA module code

```
1 module priority_enc_sva(priority_enc_if.DUT enc_sva);
2   property rst_on;
3     @(posedge enc_sva.clk) (enc_sva.rst) |>=> (enc_sva.valid == 0 && enc_sva.Y == 0) ;
4   endproperty
5
6   property rst_off_bit0;
7     @(posedge enc_sva.clk) (!enc_sva.rst && enc_sva.D[0]) |>=> (enc_sva.Y == 3&& enc_sva.valid == 1) ;
8   endproperty
9
10  property rst_off_bit1;
11    @(posedge enc_sva.clk) (!enc_sva.rst && !enc_sva.D[0] && enc_sva.D[1]) |>=> (enc_sva.Y == 2&& enc_sva.valid == 1) ;
12  endproperty
13
14  property rst_off_bit2;
15    @(posedge enc_sva.clk) (!enc_sva.rst && !enc_sva.D[0] && !enc_sva.D[1] && enc_sva.D[2]) |>=> (enc_sva.Y == 1&& enc_sva.valid == 1) ;
16  endproperty
17
18  property rst_off_bit3;
19    @(posedge enc_sva.clk) (!enc_sva.rst && !enc_sva.D[0] && !enc_sva.D[1] && !enc_sva.D[2] && enc_sva.D[3]) |>=> (enc_sva.Y == 0 && enc_sva.valid == 1) ;
20  endproperty
21
22  property rst_off_zero;
23    @(posedge enc_sva.clk) (!enc_sva.rst && enc_sva.D == 0) |>=> (enc_sva.valid == 0) ;
24  endproperty
25
26  assert property (rst_on) ;
27  assert property (rst_off_bit0) ;
28  assert property (rst_off_bit1) ;
29  assert property (rst_off_bit2) ;
30  assert property (rst_off_bit3) ;
31  assert property (rst_off_zero) ;
32
33  cover property (rst_on) ;
34  cover property (rst_off_bit0) ;
35  cover property (rst_off_bit1) ;
36  cover property (rst_off_bit2) ;
37  cover property (rst_off_bit3) ;
38  cover property (rst_off_zero) ;
39
40 endmodule
```

4. Interface code


```
1 interface priority_enc_if (input bit clk);
2   logic rst ;
3   logic [3:0] D ;
4   logic [1:0] Y ;
5   logic valid ;
6
7   modport DUT ( input rst , D , clk , output Y , valid );
8
9   modport TEST ( input Y , valid , clk , output rst , D);
10 endinterface
```

5. Design code



```
1  module priority_enc (priority_enc_if.DUT enc_DUT);
2
3  always @(posedge enc_DUT.clk) begin
4      if (enc_DUT.rst) begin
5          enc_DUT.Y <= 2'b0;
6          enc_DUT.valid <= 0 ;
7      end
8      else begin
9          casex (enc_DUT.D)
10             4'b1000: enc_DUT.Y <= 0;
11             4'bX100: enc_DUT.Y <= 1;
12             4'bXX10: enc_DUT.Y <= 2;
13             4'bXXX1: enc_DUT.Y <= 3;
14          endcase
15          enc_DUT.valid <= (~|enc_DUT.D)? 1'b0: 1'b1;
16      end
17  end
18  endmodule
```

6. DO file



```
1  vlib work
2  vlog *v +cover
3  vsim -voptargs+=+acc priority_enc_top -cover -sv_seed random -l sim.log
4  add wave *
5  coverage save priority_enc.ucdb -onexit -du priority_enc
6  run -all
```

7. Code Coverage & assertion coverage

```
# =====
# === Instance: /\priority_enc_top#inst_design /inst_sva
# === Design Unit: work.priority_enc_sva
# =====
#
# Assertion Coverage:
#   Assertions                6          6          0  100.00%
# -----
# Name                        File(Line)                Failure      Pass
#                               Count                      Count
# -----
# /\priority_enc_top#inst_design /inst_sva/assert_rst_off_zero
#                               priority_enc_sva.sv(31)          0          1
# /\priority_enc_top#inst_design /inst_sva/assert_rst_off_bit3
#                               priority_enc_sva.sv(30)          0          1
# /\priority_enc_top#inst_design /inst_sva/assert_rst_off_bit2
#                               priority_enc_sva.sv(29)          0          1
# /\priority_enc_top#inst_design /inst_sva/assert_rst_off_bit1
#                               priority_enc_sva.sv(28)          0          1
# /\priority_enc_top#inst_design /inst_sva/assert_rst_off_bit0
#                               priority_enc_sva.sv(27)          0          1
# /\priority_enc_top#inst_design /inst_sva/assert_rst_on
#                               priority_enc_sva.sv(26)          0          1
#
# Directive Coverage:
#   Directives                6          6          0  100.00%
# -----
#
# Directive Coverage:
#   Directives                6          6          0  100.00%
# -----
# DIRECTIVE COVERAGE:
# -----
# Name                        Design Design  Lang File(Line)  Hits Status
#                               Unit  UnitType
# -----
# /\priority_enc_top#inst_design /inst_sva/cover_rst_off_zero
#                               priority_enc_sva Verilog  SVA  priority_enc_sva.sv(38)
#                               1 Covered
# /\priority_enc_top#inst_design /inst_sva/cover_rst_off_bit3
#                               priority_enc_sva Verilog  SVA  priority_enc_sva.sv(37)
#                               1 Covered
# /\priority_enc_top#inst_design /inst_sva/cover_rst_off_bit2
#                               priority_enc_sva Verilog  SVA  priority_enc_sva.sv(36)
#                               2 Covered
# /\priority_enc_top#inst_design /inst_sva/cover_rst_off_bit1
#                               priority_enc_sva Verilog  SVA  priority_enc_sva.sv(35)
#                               3 Covered
# /\priority_enc_top#inst_design /inst_sva/cover_rst_off_bit0
#                               priority_enc_sva Verilog  SVA  priority_enc_sva.sv(34)
#                               7 Covered
# /\priority_enc_top#inst_design /inst_sva/cover_rst_on
#                               priority_enc_sva Verilog  SVA  priority_enc_sva.sv(33)
#                               1 Covered
#
```

```

#
# =====
# == Instance: /\priority_enc_top#inst_design
# == Design Unit: work.priority_enc
# =====
# Branch Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----
#   Branches              7       7       0    100.00%
#
# =====Branch Details=====
#
# Branch Coverage for instance /\priority_enc_top#inst_design
#
#   Line      Item              Count    Source
#   ----      -
#   File priority_enc.sv
#   -----IF Branch-----
#   4              18    Count coming in to IF
#   4              1    if (enc_DUT.rst) begin
#   8              17    else begin
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----CASE Branch-----
#   9              17    Count coming in to CASE
#   10             2    4'b1000: enc_DUT.Y <= 0;
#   11             2    4'bX100: enc_DUT.Y <= 1;
#   12             4    4'bXX10: enc_DUT.Y <= 2;
#   13             8    4'bXXX1: enc_DUT.Y <= 3;
#
#                               1    All False Count
# Branch totals: 5 hits of 5 branches = 100.00%
#
#
# Statement Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----
#   Statements            8       8       0    100.00%
#
# =====Statement Details=====
#
# Statement Coverage for instance /\priority_enc_top#inst_design --
#
#   Line      Item              Count    Source
#   ----      -
#   File priority_enc.sv
#   1              module priority_enc (priority_enc_if.DUT enc_DUT);
#   2
#   3              18    always @(posedge enc_DUT.clk) begin
#   4              if (enc_DUT.rst) begin
#   5              1    enc_DUT.Y <= 2'b0;
#   6              1    enc_DUT.valid <= 0 ;
#   7              end
#   8              else begin
#   9              casex (enc_DUT.D)
#   10             2    4'b1000: enc_DUT.Y <= 0;
#   11             2    4'bX100: enc_DUT.Y <= 1;
#   12             4    4'bXX10: enc_DUT.Y <= 2;
#   13             8    4'bXXX1: enc_DUT.Y <= 3;
#   14             endcase
#   15             17    enc_DUT.valid <= (~|enc_DUT.D)? 1'b0: 1'b1;
#
#
#


```

```

# Unit UnitType
# -----
# /\priority_enc_top#inst_design /inst_sva/cover_rst_off_zero
# priority_enc_sva Verilog SVA priority_enc_sva.sv(38)
# 1 Covered
# /\priority_enc_top#inst_design /inst_sva/cover_rst_off_bit3
# priority_enc_sva Verilog SVA priority_enc_sva.sv(37)
# 1 Covered
# /\priority_enc_top#inst_design /inst_sva/cover_rst_off_bit2
# priority_enc_sva Verilog SVA priority_enc_sva.sv(36)
# 2 Covered
# /\priority_enc_top#inst_design /inst_sva/cover_rst_off_bit1
# priority_enc_sva Verilog SVA priority_enc_sva.sv(35)
# 3 Covered
# /\priority_enc_top#inst_design /inst_sva/cover_rst_off_bit0
# priority_enc_sva Verilog SVA priority_enc_sva.sv(34)
# 7 Covered
# /\priority_enc_top#inst_design /inst_sva/cover_rst_on
# priority_enc_sva Verilog SVA priority_enc_sva.sv(33)
# 1 Covered
#
# TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 6
#
# ASSERTION RESULTS:
# -----
# Name File(Line) Failure Pass
# Count Count
# -----
# /\priority_enc_top#inst_design /inst_sva/assert_rst_off_zero
# priority_enc_sva.sv(31) 0 1
# /\priority_enc_top#inst_design /inst_sva/assert_rst_off_bit3
# priority_enc_sva.sv(30) 0 1
# /\priority_enc_top#inst_design /inst_sva/assert_rst_off_bit2
# priority_enc_sva.sv(29) 0 1
# /\priority_enc_top#inst_design /inst_sva/assert_rst_off_bit1
# priority_enc_sva.sv(28) 0 1
# /\priority_enc_top#inst_design /inst_sva/assert_rst_off_bit0
# priority_enc_sva.sv(27) 0 1
# /\priority_enc_top#inst_design /inst_sva/assert_rst_on
# priority_enc_sva.sv(26) 0 1
#
# Total Coverage By Instance (filtered view): 100.00%
#
# End time: 19:27:11 on Sep 18, 2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

```

8. Questasim snippets



P1) ALU

1. Testbench code

```
1  import ALU_package::*;
2  module ALU_tb (ALU_if.TEST ALU_tb);
3      localparam MAXPOS = 7 ;
4      localparam MAXNEG = -8 ;
5
6      initial begin
7          ALU_class obj1 = new ;
8          // TEST_1
9          ALU_tb.reset = 1 ;
10         @(negedge ALU_tb.clk );
11         // TEST_2
12         ALU_tb.reset = 0 ;
13         repeat (200) begin
14             @(posedge ALU_tb.clk );
15             assert (obj1.randomize()) else $fatal("Randomization failed");
16             ALU_tb.reset = obj1.rst ;
17             ALU_tb.A = obj1.A ;
18             ALU_tb.B = obj1.B ;
19             ALU_tb.opcode = obj1.opcode ;
20         end
21         $stop ;
22     end
23 endmodule
```

2. Top module code

```
1  import ALU_package::*;
2  module ALU_top ();
3      bit clk ;
4      initial begin
5          clk = 0;
6          forever begin
7              #2 clk = ~clk;
8          end
9      end
10
11     ALU_if inst_interface (clk) ;
12     ALU_4_bit inst_design (inst_interface);
13     ALU_tb inst_tb (inst_interface) ;
14     bind ALU_4_bit ALU_sva inst_sva (.ALU_sva(ALU_DUT)) ;
15 endmodule
```


3. SVA module code

```
1 module ALU_sva (ALU_if.DUT ALU_sva);
2   property reset_on;
3     @(posedge ALU_sva.clk) (ALU_sva.reset) |-> (ALU_sva.C == 0) ;
4   endproperty
5
6   property reset_off_add;
7     @(posedge ALU_sva.clk) (!ALU_sva.reset && ALU_sva.opcode == 0) |> (ALU_sva.C == $past(ALU_sva.A) + $past(ALU_sva.B)) ;
8   endproperty
9
10  property reset_off_sub;
11    @(posedge ALU_sva.clk) (!ALU_sva.reset && ALU_sva.opcode == 1) |> (ALU_sva.C == $past(ALU_sva.A) - $past(ALU_sva.B)) ;
12  endproperty
13
14  property reset_off_NotA;
15    @(posedge ALU_sva.clk) (!ALU_sva.reset && ALU_sva.opcode == 2) |> (ALU_sva.C == ~($past(ALU_sva.A))) ;
16  endproperty
17
18  property reset_off_orB;
19    @(posedge ALU_sva.clk) (!ALU_sva.reset && ALU_sva.opcode == 3) |> (ALU_sva.C == |($past(ALU_sva.B))) ;
20  endproperty
21
22  property default_case;
23    @(posedge ALU_sva.clk) (!ALU_sva.reset && (ALU_sva.opcode != 3) && (ALU_sva.opcode != 2) && (ALU_sva.opcode != 1) && (ALU_sva.opcode != 0) ) |> (ALU_sva.C == 0) ;
24  endproperty
25
26  assert property (reset_on) ;
27  assert property (reset_off_add) ;
28  assert property (reset_off_sub) ;
29  assert property (reset_off_NotA) ;
30  assert property (reset_off_orB) ;
31  assert property (default_case) ;
32
33  cover property (reset_on) ;
34  cover property (reset_off_add) ;
35  cover property (reset_off_sub) ;
36  cover property (reset_off_NotA) ;
37  cover property (reset_off_orB) ;
38  // cover property (default_case) ;
39 endmodule
```

4. Interface code

```
1 interface ALU_if(input bit clk);
2   import ALU_package::*;
3   logic reset;
4   opcode_t opcode;    // The opcode
5   logic signed [3:0] A;  // Input data A in 2's complement
6   logic signed [3:0] B;  // Input data B in 2's complement
7   logic signed [4:0] C ;
8
9   modport DUT (
10    input clk , reset , A ,B , opcode ,
11    output C
12  );
13
14   modport TEST (
15    input C ,
16    output clk , reset , A ,B , opcode
17  );
18 endinterface
```


5. Design code

```
1  module ALU_4_bit (ALU_if.DUT ALU_DUT);
2
3      reg signed [4:0]      Alu_out; // ALU output in 2's complement
4
5      // Do the operation
6      always @* begin
7          case (ALU_DUT.opcode)
8              0:      Alu_out = ALU_DUT.A + ALU_DUT.B;
9              1:      Alu_out = ALU_DUT.A - ALU_DUT.B;
10             2:      Alu_out = ~ALU_DUT.A;
11             3:      Alu_out = |ALU_DUT.B;
12             default: Alu_out = 5'b0;
13         endcase
14     end // always @ *
15
16     // Register output C
17     always @(posedge ALU_DUT.clk or posedge ALU_DUT.reset) begin
18         if (ALU_DUT.reset)
19             ALU_DUT.C <= 5'b0;
20         else
21             ALU_DUT.C <= Alu_out;
22         end
23     endmodule
24
```

6. Package code

```
1  package ALU_package ;
2      localparam MAXPOS = 7 ;
3      localparam MAXNEG = -8 ;
4      typedef enum logic [1:0] { Add , Sub , Not_A , ReductionOR_B } opcode_t ;
5      class ALU_class;
6          randc logic signed [3:0] A ,B ;
7          rand logic rst ;
8          randc opcode_t opcode ;
9
10         constraint RESET {
11             rst dist {0:/99 , 1:/1} ;
12         }
13
14     endclass
15 endpackage
```

7. DO file




```

1  vlib work
2  vlog *v +cover
3  vsim -voptargs=+acc ALU_top -cover -sv_seed random -l sim.log
4  add wave *
5  coverage save ALU_4_bit.ucdb -onexit -du ALU_4_bit
6  run -all

```

8. Questasim snippets



9. Code Coverage & assertion coverage

```
# =====
# == Instance: /\ALU_top#inst_design
# == Design Unit: work.ALU_4_bit
# =====
# Branch Coverage:
#   Enabled Coverage          Bins    Hits    Misses  Coverage
#   -----
#   Branches                  6       6       0    100.00%
#
# =====Branch Details=====
# Branch Coverage for instance /\ALU_top#inst_design
#
#   Line      Item          Count    Source
#   ----      -
#   File ALU.sv
#   -----CASE Branch-----
#   7          1          99    Count coming in to CASE
#   8          1          25      0:      Alu_out = ALU_DUT.A + ALU_DUT.B;
#   9          1          25      1:      Alu_out = ALU_DUT.A - ALU_DUT.B;
#  10          1          24      2:      Alu_out = ~ALU_DUT.A;
#  11          1          25      3:      Alu_out = |ALU_DUT.B;
#
# Branch totals: 4 hits of 4 branches = 100.00%
#
# -----IF Branch-----
#  18          1          103    Count coming in to IF
#  18          1           4      if (ALU_DUT.reset)
#  20          1          99      else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#
# -----
# Statement Coverage for instance /\ALU_top#inst_design --
#
#   Line      Item          Count    Source
#   ----      -
#   File ALU.sv
#   1          1          103    module ALU_4_bit (ALU_if.DUT ALU_DUT);
#   2
#   3          1          99      reg signed [4:0]      Alu_out; // ALU output in 2's complement
#   4
#   5          1          99      // Do the operation
#   6          1          99      always @* begin
#   7          1          25      case (ALU_DUT.opcode)
#   8          1          25      0:      Alu_out = ALU_DUT.A + ALU_DUT.B;
#   9          1          25      1:      Alu_out = ALU_DUT.A - ALU_DUT.B;
#  10          1          24      2:      Alu_out = ~ALU_DUT.A;
#  11          1          25      3:      Alu_out = |ALU_DUT.B;
#  12          1          25      default: Alu_out = 5'b0;
#  13          1          25      endcase
#  14          1          25      end // always @ *
#  15
#  16          1          25      // Register output C
#  17          1          103    always @(posedge ALU_DUT.clk or posedge ALU_DUT.reset) begin
#  --          --          --
#  --          --          --
```

```

=====loggie Details=====
#
# Toggle Coverage for instance /\ALU_top#inst_design --
#
#           Node      1H->0L      0L->1H      "Coverage"
#-----
#           Alu_out[4-0]      1      1      100.00
#
# Total Node Count      =      5
# Toggled Node Count    =      5
# Untoggled Node Count  =      0
#
# Toggle Coverage      =      100.00% (10 of 10 bins)
#
#
# DIRECTIVE COVERAGE:
#-----
# Name                      Design Design  Lang File(Line)      Hits Status
#                           Unit   UnitType
#-----
# /\ALU_top#inst_design /inst_sva/cover_reset_off_orB
#                           ALU_sva Verilog  SVA  ALU_sva.sv(37)      23 Covered
# /\ALU_top#inst_design /inst_sva/cover_reset_off_NotA
#                           ALU_sva Verilog  SVA  ALU_sva.sv(36)      24 Covered
# /\ALU_top#inst_design /inst_sva/cover_reset_off_sub
#                           ALU_sva Verilog  SVA  ALU_sva.sv(35)      25 Covered
# /\ALU_top#inst_design /inst_sva/cover_reset_off_add
#                           ALU_sva Verilog  SVA  ALU_sva.sv(34)      24 Covered
# /\ALU_top#inst_design /inst_sva/cover_reset_on
#                           ALU_sva Verilog  SVA  ALU_sva.sv(33)       2 Covered
#
# TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 5
#
# ASSERTION RESULTS:
#-----
# Name                      File(Line)                      Failure  Pass
#                           Count      Count
#-----
# /\ALU_top#inst_design /inst_sva/assert_default_case
#                           ALU_sva.sv(31)                      0        0
# /\ALU_top#inst_design /inst_sva/assert_reset_off_orB
#                           ALU_sva.sv(30)                      0        1
# /\ALU_top#inst_design /inst_sva/assert_reset_off_NotA
#                           ALU_sva.sv(29)                      0        1
# /\ALU_top#inst_design /inst_sva/assert_reset_off_sub
#                           ALU_sva.sv(28)                      0        1
# /\ALU_top#inst_design /inst_sva/assert_reset_off_add
#                           ALU_sva.sv(27)                      0        1
# /\ALU_top#inst_design /inst_sva/assert_reset_on
#                           ALU_sva.sv(26)                      0        1
#
# Total Coverage By Instance (filtered view): 96.66%
#
# End time: 19:52:50 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

```

P2)

```
1  module P2();
2      bit request ;
3      bit grant ;
4      bit clk ;
5      bit frame ;
6      bit irdy ;
7      bit request ;
8
9      property assert1;
10         @(posedge clk) $rose(request) | => ##[2:5] (grant) ;
11     endproperty
12
13     property assert2;
14         @(posedge clk) $rose(grant) | -> ($fell(frame) && $fell(irdy)) ;
15     endproperty
16
17     property assert3;
18         @(posedge clk) ($rose(frame) && $rose(irdy)) | => ($fell(grant)) ;
19     endproperty
20 endmodule
```

VSIM(paused)>

Compile of module.sv was successful.

P3)

```
1 module P3 ();
2   enum logic [1:0] {IDLE , GEN_BLK_ADDR , WAITO} cs ;
3   bit clk ;
4   bit get_data;
5
6   property cs_property;
7     @(posedge clk) $onehot(cs) ;
8   endproperty
9   // here cs must be GEN_BLK_ADDR just one clock after (cs == IDLE && get_data) and after 64 clock it must be WAITO
10  property cs_IDLE;
11    @(posedge clk) (cs == IDLE && get_data ) | => (cs == GEN_BLK_ADDR) ##64 (cs == WAITO) ;
12  endproperty
13  // here cs must be GEN_BLK_ADDR just one clock after (cs == IDLE && get_data) and stay the same for 64 clock and after that must be WAITO
14  property cs_IDLE2;
15    @(posedge clk) (cs == IDLE && get_data) | => (cs == GEN_BLK_ADDR[*64] ##1 (cs == WAITO));
16  endproperty
17
18 endmodule
```

```
1estaSim> quit -sim
Compile of module.sv was successful.
```

```
1estaSim>
```
