

P1)

- **Code**



```
1 module test_dynamic_array ();
2     int dyn_arr1 [] ,dyn_arr2 [] ;
3     initial begin
4         dyn_arr2 = '{9,1,8,3,4,4} ;
5         dyn_arr1 = new[6] ;
6         foreach (dyn_arr1[i]) begin
7             dyn_arr1 [i] = i ;
8         end
9         $display ("elements of array 1 --> %p and it's size is %d" ,dyn_arr1 , dyn_arr1.size());
10        dyn_arr1.delete() ;
11        dyn_arr2.reverse ;
12        $display ("the reversed array --> %p" , dyn_arr2);
13        dyn_arr2.sort ;
14        $display ("the sorted array --> %p" , dyn_arr2);
15        dyn_arr2.rsort ;
16        $display ("the reversed sorted array --> %p" , dyn_arr2);
17        dyn_arr2.shuffle ;
18        $display ("the shuffled array --> %p" , dyn_arr2);
19    end
20 endmodule
```

- **Transcript**

```
VSIM 2> run -all
# elements of array 1 --> '{0, 1, 2, 3, 4, 5} and it's size is      6
# the reversed array --> '{4, 4, 3, 8, 1, 9}
# the sorted array --> '{1, 3, 4, 4, 8, 9}
# the reversed sorted array --> '{9, 8, 4, 4, 3, 1}
# the shuffled array --> '{8, 1, 4, 3, 9, 4}
```

P2)

- Testbench code

```
1 import counter_package::*;
2 module counter_tb ();
3   parameter WIDTH = 4 ;
4   reg clk_tb ;
5   reg rst_n_tb ;
6   reg load_n_tb ;
7   reg up_down_tb ;
8   reg ce_tb ;
9   reg [WIDTH-1:0] data_load_tb ;
10  reg [WIDTH-1:0] out_expected ;
11  wire [WIDTH-1:0] count_out_tb ;
12
13  wire max_count_tb ;
14  wire zero_tb ;
15  reg zero_flag_expected ;
16  reg max_count_flag_expected ;
17
18  counter #(WIDTH(4)) DUT (clk_tb ,rst_n_tb ,load_n_tb ,up_down_tb ,ce_tb ,data_load_tb ,count_out_tb ,max_count_tb ,zero_tb);
19
20  integer error_count , correct_count ;
21
22  initial begin
23    clk_tb = 0;
24    forever begin
25      #2 clk_tb = ~clk_tb;
26    end
27  end
28
29  initial begin
30    counter_class obj1 = new;
31    error_count = 0 ;
32    correct_count = 0 ;
33    zero_flag_expected = 0 ;
34    max_count_flag_expected = 0 ;
35    rst_n_tb = 1 ;
36    // test_1
37    rst_n_tb = 0 ;
38    golden_model () ;
39    check_result () ;
40    // test_2
41    repeat (100) begin
42      assert(obj1.randomize()) ;
43      rst_n_tb = obj1.rst_n ;
44      load_n_tb = obj1.load_n;
45      ce_tb = obj1.ce ;
46      up_down_tb = obj1.up_down ;
47      data_load_tb = obj1.data_load ;
48      golden_model () ;
49      check_result () ;
50    end
51    // test_3
52    rst_n_tb = 0 ;
53    golden_model () ;
54    check_result () ;
55
56    $display ("correct counter = %d , error counter = %d " , correct_count , error_count ) ;
57    $stop ;
58  end
59
60  task check_result ();
61  @ (negedge clk_tb)
62    if (out_expected == count_out_tb && zero_flag_expected == zero_tb  && max_count_flag_expected == max_count_tb ) begin
63      $display ("test passes");
64      correct_count = correct_count + 1 ;
65    end
66    else begin
67      $display ("test fail ");
68      error_count = error_count + 1 ;
69    end
70  endtask
71
72  task golden_model ();
73  zero_flag_expected = 0 ;
74  max_count_flag_expected = 0 ;
75  if (!rst_n_tb) out_expected = 0 ;
76  else begin
77    if (load_n_tb == 0) begin
78      out_expected = data_load_tb ;
79    end
80    else if (ce_tb) begin
81      if (up_down_tb) out_expected = out_expected + 1 ;
82      else out_expected = out_expected - 1 ;
83    end
84  end
85  if (out_expected == 15 ) max_count_flag_expected = 1 ;
86  if (out_expected == 0) zero_flag_expected = 1 ;
87  endtask
88
89
90
91 endmodule
```

- Package code

```
● ● ●  
1 package counter_package;  
2     parameter WIDTH = 4 ;  
3     class counter_class;  
4         rand logic load_n;  
5         rand logic rst_n ;  
6         rand logic up_down;  
7         rand logic ce ;  
8         rand logic [3:0] data_load ;  
9  
10        constraint rst_n_dist {  
11            rst_n dist {1:/95 , 0:/5} ;  
12        }  
13  
14        constraint load_n_dist {  
15            load_n dist {1:/70 , 0 :/30} ;  
16        }  
17  
18        constraint ce_dist {  
19            ce dist {1:/70 , 0 :/30} ;  
20        }  
21  
22        constraint up_down_dist {  
23            up_down dist {1:/70 , 0 :/30} ;  
24        }  
25    endclass  
26 endpackage
```

- Design Code



```

1 //////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: Counter Design
6 //
7 //////////////////////////////////////////////////////////////////
8 module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
9 parameter WIDTH = 4;
10 input clk;
11 input rst_n;
12 input load_n;
13 input up_down;
14 input ce;
15 input [WIDTH-1:0] data_load;
16 output reg [WIDTH-1:0] count_out;
17 output max_count;
18 output zero;
19
20 always @(posedge clk) begin
21     if (!rst_n)
22         count_out <= 0;
23     else if (!load_n)
24         count_out <= data_load;
25     else if (ce)
26         if (up_down)
27             count_out <= count_out + 1;
28         else
29             count_out <= count_out - 1;
30     end
31
32 assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
33 assign zero = (count_out == 0)? 1:0;
34
35 endmodule

```

There is no bugs found in the design

- Verification plan

A	B	C	D	E
Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
TEST_1	When the reset is asserted, the output value should be low	Directed at the start of the simulation		A checker in the testbench to make sure the output is correct
TEST_2	Take 100 different input values from constraints , and check the output with the golden model	Randomized		A checker in the testbench to make sure the output is correct
TEST_3	When the reset is asserted, the output value should be low	Directed at the end of the simulation		A checker in the testbench to make sure the output is correct

- DO file

```
● ● ●

1 vlib work
2 vlog counter.v package.svh TESTBENCH.svh +cover -covercells
3 vsim -voptargs=+acc work.counter_tb -cover
4 add wave *
5 coverage save counter.ucdb -onexit -du counter
6 run -all
```

- Code coverage report

```
# =====
# === Instance: /\counter_tb#DUT
# === Design Unit: work.counter
# =====
# Branch Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      -----  -----  -----
#   Branches          10      10      0  100.00%
#
# =====Branch Details=====
#
# Branch Coverage for instance /\counter_tb#DUT
#
#   Line     Item           Count    Source
#   ---     ---
#   File counter.v
#   -----IF Branch-----
#   21           102  Count coming in to IF
#   21           5      if (!rst_n)
#
#   23           32  else if (!load_n)
#
#   25           47  else if (ce)
#
#           18  All False Count
# Branch totals: 4 hits of 4 branches = 100.00%
#
#   -----IF Branch-----
#   26           47  Count coming in to IF
#   26           38  if (up_down)
#
#   28           9   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
```

```

# -----IF Branch-----
#   32                                     83      Count coming in to IF
#   32           1                           3      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
#
#   32           2                           80     assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   33                                     83      Count coming in to IF
#   33           1                           8      assign zero = (count_out == 0)? 1:0;
#
#   33           2                           75     assign zero = (count_out == 0)? 1:0;
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#
# Condition Coverage:
#   Enabled Coverage          Bins   Covered   Misses   Coverage
#   -----                  ----   -----   -----   -----
#   Conditions                2       2        0    100.00%
#
# =====Condition Details=====
#
# Condition Coverage for instance /\counter_tb#DUT --
#
# File counter.v
# -----Focused Condition View-----
# Line   32 Item   1 (count_out == {4{1}})
# Condition totals: 1 of 1 input term covered = 100.00%
#
#           Input Term   Covered   Reason for no coverage   Hint
#   -----      -----   -----   -----
#   (count_out == {4{1}})      Y
#
#   Rows:      Hits   FEC Target           Non-masking condition(s)
#   -----      -----   -----   -----
#   Row  1:      1   (count_out == {4{1}})_0   -
#   Row  2:      1   (count_out == {4{1}})_1   -
#
# -----Focused Condition View-----
# Line   33 Item   1 (count_out == 0)
# Condition totals: 1 of 1 input term covered = 100.00%
#
#           Input Term   Covered   Reason for no coverage   Hint
#   -----      -----   -----   -----
#   (count_out == 0)      Y
#
#   Rows:      Hits   FEC Target           Non-masking condition(s)
#   -----      -----   -----   -----
#   Row  1:      1   (count_out == 0)_0   -
#   Row  2:      1   (count_out == 0)_1   -
#
#
# Statement Coverage:
#   Enabled Coverage          Bins   Hits   Misses   Coverage
#   -----                  ----   ---   -----   -----
#   Statements                 7       7        0    100.00%
#
# =====Statement Details=====
#
# Statement Coverage for instance /\counter_tb#DUT --
#
#   Line      Item          Count   Source
#   ----      ----          ----   -----
#   File counter.v
#   8           module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
#
#   9           parameter WIDTH = 4;
#
#   10          input clk;
#
#   11          input rst_n;
#
#   12          input load_n;
#
#   13          input up_down;
#
#   14          input ce;


```

```

#
#      15           input [WIDTH-1:0] data_load;
#
#      16           output reg [WIDTH-1:0] count_out;
#
#      17           output max_count;
#
#      18           output zero;
#
#      19
#
#      20           1           102   always @(posedge clk) begin
#
#      21                           if (!rst_n)
#
#      22           1           5       count_out <= 0;
#
#      23                           else if (!load_n)
#
#      24           1           32      count_out <= data_load;
#
#      25                           else if (ce)
#
#      26                           if (up_down)
#
#      27           1           38      count_out <= count_out + 1;
#
#      28                           else
#
#      29           1           9       count_out <= count_out - 1;
#
#      30                           end
#
#      31
#
#      32           1           84      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
#
#      33           1           84      assign zero = (count_out == 0)? 1:0;
#
#      "
#
# Toggle Coverage:
#   Enabled Coverage          Bins    Hits    Misses  Coverage
#   -----  -----
#   Toggles                  30     30      0   100.00%
#
# =====Toggle Details=====
#
# Toggle Coverage for instance /\counter_tb#DUT  --
#
#                                     Node    1H->0L    0L->1H  "Coverage"
#                                     -----
#                                     ce      1        1    100.00
#                                     clk     1        1    100.00
#                                     count_out[3:0] 1        1    100.00
#                                     data_load[0:3] 1        1    100.00
#                                     load_n    1        1    100.00
#                                     max_count 1        1    100.00
#                                     rst_n     1        1    100.00
#                                     up_down    1        1    100.00
#                                     zero      1        1    100.00
#
# Total Node Count      =      15
# Toggled Node Count    =      15
# Untoggled Node Count =      0
#
# Toggle Coverage      =      100.00% (30 of 30 bins)
#
#
# Total Coverage By Instance (filtered view): 100.00%

```

- Questasim snippets



- Transcript

```
# test passes
# correct counter =      102 , error counter =      0
# ** Note: $stop    : TESTBENCH.svh(59)
#   Time: 408 ns  Iteration: 1  Instance: /counter_tb
# Break in Module counter_tb at TESTBENCH.svh line 59
```

P3)

- Testbench




```

1 import ALSU_package::*;
2 module ALSU_tb ();
3   reg clk_tb;
4   reg rst_tb;
5   reg signed [2:0] A_tb;
6   reg signed [2:0] B_tb;
7   reg signed [1:0] cin_tb;
8   reg signed [1:0] out_tb;
9   reg red_op_A_tb;
10  reg red_op_B_tb;
11  reg [2:0] opcode_tb;
12  reg bypass_A_tb;
13  reg bypass_B_tb;
14  reg direction_tb;
15
16  reg signed [5:0] out_expected;
17
18
19  wire [15:0] leds_tb;
20  wire signed [5:0] out_tb;
21
22  ALSU #( .INPUT_PRIORITY("A"), .FULL_ADDER("ON") ) DUT (A_tb, B_tb, cin_tb,
23                                         serial_in_tb,
24                                         red_op_A_tb, red_op_B_tb,
25                                         opcode_tb, bypass_A_tb,
26                                         bypass_B_tb, clk_tb, rst_tb,
27                                         direction_tb, leds_tb, out_tb);
28
29  integer error_count, correct_count;
30
31  initial begin
32    clk_tb = 0;
33    forever begin
34      #2 clk_tb = ~clk_tb;
35    end
36  end
37
38  initial begin
39    ALSU#(8) obj1 = new();
40    rst_tb = 0;
41    error_count = 0;
42    correct_count = 0;
43    out_expected = 0;
44    assert_reset();
45
46    repeat (2000) begin
47      assert (obj1.randomize());
48      rst_tb = obj1.rst;
49      A_tb = obj1.A;
50      B_tb = obj1.B;
51      cin_tb = obj1.cin;
52      serial_in_tb = obj1.serial_in;
53      red_op_A_tb = obj1.red_op_A;
54      red_op_B_tb = obj1.red_op_B;
55      bypass_A_tb = obj1.bypass_A;
56      bypass_B_tb = obj1.bypass_B;
57      direction_tb = obj1.direction;
58      opcode_tb = obj1.opcode;
59      golden_model = 0;
60      @(posedge clk_tb);
61      @(negedge clk_tb);
62      check_result();
63    end
64    opcode_tb = 3'bxx;
65    golden_model();
66    @(posedge clk_tb);
67    check_result();
68
69    assert_reset();
70
71    $display ("correct counter = %d , error counter = %d ", correct_count, error_count);
72    $stop;
73
74  end
75
76  task golden_model();
77    if (rst_tb) begin
78      out_expected = 0;
79    end
80    else if (bypass_A_tb) out_expected = A_tb;
81    else if (bypass_B_tb) out_expected = B_tb;
82    else if ((opcode_tb == 3'b110) ||
83              (opcode_tb == 3'b111) ||
84              ((red_op_A_tb | red_op_B_tb) &&
85               (opcode_tb != 3'b100 && (opcode_tb != 3'b001))) out_expected = 0;
86    else if (opcode_tb == 3'b0) begin
87      if (red_op_A_tb) out_expected = |A_tb;
88      else if (red_op_B_tb) out_expected = |B_tb;
89      else out_expected = A_tb | B_tb;
90    end
91    else if (opcode_tb == 1) begin
92      if (red_op_A_tb) out_expected = ^A_tb;
93      else if (red_op_B_tb) out_expected = ^B_tb;
94      else out_expected = A_tb ^ B_tb;
95    end
96    else if (opcode_tb == 2) out_expected = A_tb + B_tb + cin_tb;
97    else if (opcode_tb == 3) out_expected = ~A_tb + B_tb;
98    else if (opcode_tb == 4) begin
99      if (direction_tb) out_expected = {out_expected[4:0], serial_in_tb};
100     else out_expected = {serial_in_tb, out_expected[5:1]};
101   end
102   else if (opcode_tb == 5) begin
103     if (direction_tb) out_expected = {out_expected[4:0], out_expected[5] };
104     else out_expected = {out_expected[0], out_expected[5:1]};
105   end
106 endtask
107
108 task check_result();
109   if (out_expected == out_tb) begin
110     $display ("test passes");
111     correct_count = correct_count + 1;
112   end
113   else begin
114     $display ("test fail");
115     error_count = error_count + 1;
116   end
117 endtask
118
119 task assert_reset();
120   rst_tb = 1;
121   out_expected = 0;
122   @(posedge clk_tb);
123   check_result();
124   rst_tb = 0;
125 endtask
endmodule

```

- Package code



```
1 package ALSU_package;
2     typedef enum logic [2:0] {
3         OR, XOR, ADD, MULT, SHIFT, ROTATE, INVALID_6, INVALID_7
4     } opcode_t ;
5     class ALSU_class;
6         rand logic rst ;
7         rand logic signed [2:0] A ;
8         rand logic signed [2:0] B ;
9         rand logic signed [1:0] cin ;
10        rand logic serial_in ;
11        rand logic red_op_A ;
12        rand logic red_op_B ;
13        rand logic bypass_A ;
14        rand logic bypass_B ;
15        rand logic direction;
16        rand opcode_t opcode ;
17        bit [2:0] last_opcode;
18
19        constraint Arithmetic {
20            if (opcode == ADD || opcode == MULT) {
21                A dist {-4:/25, 0:/25, 3:/25, -3:/5, -2:/5, -1:/5, 1:/5, 2:/5};
22                B dist {-4:/25, 0:/25, 3:/25, -3:/5, -2:/5, -1:/5, 1:/5, 2:/5};
23            }
24        }
25
26        constraint reduction_A {
27            if ( (opcode == OR || opcode == XOR) && red_op_A ) {
28                A dist {3'b001:/25, 3'b010:/25, 3'b100:/25,
29                        3'b000:/5, 3'b011:/5, 3'b101:/5, 3'b110:/5, 3'b111:/5};
30                B dist {3'b000:/100} ;
31            }
32        }
33
34        constraint reduction_B {
35            if ( (opcode == OR || opcode == XOR) && red_op_B ) {
36                B dist {3'b001:/25, 3'b010:/25, 3'b100:/25,
37                        3'b000:/5, 3'b011:/5, 3'b101:/5, 3'b110:/5, 3'b111:/5};
38                A dist {3'b000:/100} ;
39            }
40        }
41
42
43
44        constraint OPCODE {
45            opcode dist { [0:5] :/ 95, [6:7] :/ 5 };
46            if (last_opcode inside {4,5})
47                !(opcode inside {4,5}); // block consecutive 4/5
48        }
49
50
51        constraint BYPASS {
52            bypass_A dist {0:/95 , 1:/5} ;
53            bypass_B dist {0:/95 , 1:/5} ;
54        }
55
56        constraint RESET {
57            rst dist {0:/99 , 1:/1} ;
58        }
59
60        constraint RED_OP {
61            if (opcode == OR || opcode == XOR ) {
62                red_op_A dist {0:/80 , 1:/20} ;
63                red_op_B dist {0:/70 , 1:/30} ;
64            }
65            else {
66                red_op_A dist {0:/95 , 1:/5} ;
67                red_op_B dist {0:/95 , 1:/5} ;
68            }
69        }
70
71        function void post_randomize();
72            last_opcode = opcode; // remember for next iteration
73        endfunction
74    endclass
75 endpackage
```

● Design

```

1 module ALSU(A, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2 parameter INPUT_PRIORITY = "A";
3 parameter FULL_ADDER = "ON";
4 input clk, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5 input signed [1:0] cin;
6 input [2:0] opcode;
7 input signed [2:0] A, B;
8 output reg [15:0] leds;
9 output reg signed [5:0] out;
10
11 reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
12 reg signed [1:0] cin_reg;
13 reg [2:0] opcode_reg;
14 reg signed [2:0] A_reg, B_reg;
15
16 wire invalid_red_op , invalid;
17
18 //Invalid handling
19 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
20 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
21 assign invalid = invalid_red_op | invalid_opcode;
22
23 //Registering input signals
24 always @ (posedge clk or posedge rst) begin
25   if(rst) begin
26     cin_reg <= 0;
27     red_op_A_reg <= 0;
28     red_op_B_reg <= 0;
29     bypass_A_reg <= 0;
30     bypass_B_reg <= 0;
31     direction_reg <= 0;
32     serial_in_reg <= 0;
33     opcode_reg <= 0;
34     A_reg <= 0;
35     B_reg <= 0;
36   end else begin
37     cin_reg <= cin;
38     red_op_B_reg <= red_op_B;
39     red_op_A_reg <= red_op_A;
40     bypass_B_reg <= bypass_B;
41     bypass_A_reg <= bypass_A;
42     direction_reg <= direction;
43     serial_in_reg <= serial_in;
44     opcode_reg <= opcode;
45     A_reg <= A;
46     B_reg <= B;
47   end
48 end
49
50 //leds output blinking
51 always @ (posedge clk or posedge rst) begin
52   if(rst) begin
53     leds <= 0;
54   end else begin
55     if (invalid)
56       leds <= ~leds;
57     else
58       leds <= 0;
59   end
60 end
61
62 //ALSU output processing
63 always @ (posedge clk or posedge rst) begin
64   if(rst) begin
65     out <= 0;
66   end
67   else begin
68     if (bypass_A_reg && bypass_B_reg)
69       out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
70     else if (bypass_A_reg)
71       out <= A_reg;
72     else if (bypass_B_reg)
73       out <= B_reg;
74     else if (invalid)
75       out <= 0;
76     else begin
77       case (opcode_reg)
78         3'b0: begin
79           if (red_op_A_reg && red_op_B_reg)
80             out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
81           else if (red_op_B_reg)
82             out <= |A_reg;
83           else if (red_op_A_reg)
84             out <= |B_reg;
85           else
86             out <= A_reg | B_reg;
87         end
88         3'1: begin
89           if (red_op_A_reg && red_op_B_reg)
90             out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
91           else if (red_op_A_reg)
92             out <= ^A_reg;
93           else if (red_op_B_reg)
94             out <= ^B_reg;
95           else
96             out <= A_reg ^ B_reg;
97         end
98         3'2: out <= (FULL_ADDER == "ON")? A_reg + B_reg + cin_reg : A_reg + B_reg;
99         3'3: out <= A_reg * B_reg ;
100        3'4: begin
101          if (direction_reg)
102            out <= (out[4:0], serial_in_reg);
103          else
104            out <= {serial_in_reg, out[5:1]};
105        end
106        3'5: begin
107          if (direction_reg)
108            out <= {out[4:0], out[5]};
109          else
110            out <= {out[0], out[5:1]};
111        end
112      endcase
113    end
114  end
115 end
116 end
117
118 endmodule

```

Bugs found in design

- Change case to depend on **opcode_reg** value instead of **opcode**
- Add if condition in case of addition to be depending on the value of parameter **FULL_ADDER** (“ON” take in consider CIN , “OFF” ignore CIN)

• Verification plan

	A	B	C	D	E
2	TEST_1	When the reset is asserted, the output value should be low	Directed at the start of the simulation		A checker in the testbench to make sure the output is correct
3	TEST_2	Take 200 different input values from constraints , and check the output with the golden model	Randomized		A checker in the testbench to make sure the output is correct
4	TEST_3	When the reset is asserted, the output value should be low	Directed at the end of the simulation		A checker in the testbench to make sure the output is correct

• DO file

```
1 vlib work
2 vlog ALSU.v Package.svh TESTBENCH.svh +cover -covercells
3 vsim -voptargs=+acc work.ALSU_tb -cover
4 add wave *
5 coverage save ALSU.ucdb -onexit -du ALSU
6 run -all
```

- **Code coverage**

```

#
# =====
# === Instance: /\ALSU_tb#DUT
# === Design Unit: work.ALSU
# =====
# Branch Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      -----  -----  -----  -----
#   Branches          31      31      0  100.00%
#
# =====Branch Details=====
#
# Branch Coverage for instance /\ALSU_tb#DUT
#
#   Line     Item           Count      Source
#   ---     ---           ----      -----
#   File ALSU.v
#   -----IF Branch-----
#   25           4001  Count coming in to IF
#   25           34      if(rst) begin
#
#   36           3967  end else begin
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   52           4020  Count coming in to IF
#   52           49      if(rst) begin
#
#   54           3971  end else begin
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   55           3971  Count coming in to IF
#   55           412     if (invalid)
#
#   57           3559  else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   55           3971  Count coming in to IF
#   55           412     if (invalid)
#
#   57           3559  else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   64           3687  Count coming in to IF
#   64           34      if(rst) begin
#
#   67           3653  else begin
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#   -----IF Branch-----
#   68           3653  Count coming in to IF
#   68           7       if (bypass_A_reg && bypass_B_reg)
#
#   70           166    else if (bypass_A_reg)
#
#   72           196    else if (bypass_B_reg)
#
#   74           309    else if (invalid)
#
#   76           2975   else begin
#
# Branch totals: 5 hits of 5 branches = 100.00%
#
#   -----CASE Branch-----
#   77           2975   Count coming in to CASE
#   78           561     3'h0: begin
#
#   88           606     3'h1: begin
#
#   98           614     3'h2: out <= (FULL_ADDER == "ON")? A_reg + B_reg + cin_reg : A_reg + B_reg;
#
#   99           537     3'h3: out <= A_reg * B_reg ;
#

```

```

#
#      100          1           358      3'h4: begin
#
#      106          1           299      3'h5: begin
#
# Branch totals: 6 hits of 6 branches = 100.00%
#
# -----IF Branch-----
#
#      79          1           561      Count coming in to IF
#      79          1           12      if (red_op_A_reg && red_op_B_reg)
#
#      81          1           81      else if (red_op_A_reg)
#
#      83          1           131      else if (red_op_B_reg)
#
#      85          1           337      else
#
# Branch totals: 4 hits of 4 branches = 100.00%
#
# -----IF Branch-----
#
#      89          1           606      Count coming in to IF
#      89          1           7      if (red_op_A_reg && red_op_B_reg)
#
#      91          1           93      else if (red_op_A_reg)
#
#      93          1           170      else if (red_op_B_reg)
#
#      95          1           336      else
#
# Branch totals: 4 hits of 4 branches = 100.00%
#
# -----IF Branch-----
#
#      101          1           358      Count coming in to IF
#      101          1           165      if (direction_reg)
#
#      103          1           193      else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#
# -----IF Branch-----
#
#      107          1           299      Count coming in to IF
#      107          1           137      if (direction_reg)
#
#      109          1           162      else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#
# Condition Coverage:
#   Enabled Coverage      Bins  Covered  Misses  Coverage
#   -----      -----
#   Conditions          6       6        0    100.00%
#
# =====Condition Details=====
#
# Condition Coverage for instance /\ALSU_tb#DUT --
#
#   File ALSU.v
# -----Focused Condition View-----
# Line      68 Item      1 (bypass_A_reg && bypass_B_reg)
# Condition totals: 2 of 2 input terms covered = 100.00%
#
#   Input Term  Covered  Reason for no coverage  Hint
#   -----  -----
#   bypass_A_reg      Y
#   bypass_B_reg      Y
#
#   Rows:      Hits  FEC Target      Non-masking condition(s)
#   -----  -----
#   Row 1:      1  bypass_A_reg_0      -
#   Row 2:      1  bypass_A_reg_1  bypass_B_reg
#   Row 3:      1  bypass_B_reg_0  bypass_A_reg
#   Row 4:      1  bypass_B_reg_1  bypass_A_reg

```

```

# -----Focused Condition View-----
# Line      79 Item    1 (red_op_A_reg && red_op_B_reg)
# Condition totals: 2 of 2 input terms covered = 100.00%
#
#      Input Term   Covered   Reason for no coverage   Hint
#      -----      -----      -----      -----
#      red_op_A_reg       Y
#      red_op_B_reg       Y
#
#      Rows:      Hits   FEC Target      Non-masking condition(s)
#      -----      -----      -----      -----
#      Row  1:      1  red_op_A_reg_0      -
#      Row  2:      1  red_op_A_reg_1      red_op_B_reg
#      Row  3:      1  red_op_B_reg_0      red_op_A_reg
#      Row  4:      1  red_op_B_reg_1      red_op_A_reg
#
# -----Focused Condition View-----
# Line      89 Item    1 (red_op_A_reg && red_op_B_reg)
# Condition totals: 2 of 2 input terms covered = 100.00%
#
#      Input Term   Covered   Reason for no coverage   Hint
#      -----      -----      -----      -----
#      red_op_A_reg       Y
#      red_op_B_reg       Y
#
#      Rows:      Hits   FEC Target      Non-masking condition(s)
#      -----      -----      -----      -----
#      Row  1:      1  red_op_A_reg_0      -
#      Row  2:      1  red_op_A_reg_1      red_op_B_reg
#      Row  3:      1  red_op_B_reg_0      red_op_A_reg
#      Row  4:      1  red_op_B_reg_1      red_op_A_reg
#
#
# Expression Coverage:
#      Enabled Coverage      Bins   Covered   Misses   Coverage
#      -----      -----      -----      -----      -----
#      Expressions            8        8        0     100.00%
#

```

```

#
# =====Expression Details=====
#
# Expression Coverage for instance /ALSU_tb#DUT --
#
# File ALSU.v
# -----Focused Expression View-----
# Line      19 Item    1 ((red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]))
# Expression totals: 4 of 4 input terms covered = 100.00%
#
#      Input Term   Covered   Reason for no coverage   Hint
#      -----      -----      -----      -----
#      red_op_A_reg       Y
#      red_op_B_reg       Y
#      opcode_reg[1]       Y
#      opcode_reg[2]       Y
#
#      Rows:      Hits   FEC Target      Non-masking condition(s)
#      -----      -----      -----      -----
#      Row  1:      1  red_op_A_reg_0      ((opcode_reg[1] | opcode_reg[2]) && ~red_op_B_reg)
#      Row  2:      1  red_op_A_reg_1      ((opcode_reg[1] | opcode_reg[2]) && ~red_op_B_reg)
#      Row  3:      1  red_op_B_reg_0      ((opcode_reg[1] | opcode_reg[2]) && ~red_op_A_reg)
#      Row  4:      1  red_op_B_reg_1      ((opcode_reg[1] | opcode_reg[2]) && ~red_op_A_reg)
#      Row  5:      1  opcode_reg[1]._0      ((red_op_A_reg | red_op_B_reg) && ~opcode_reg[2])
#      Row  6:      1  opcode_reg[1]._1      ((red_op_A_reg | red_op_B_reg) && ~opcode_reg[2])
#      Row  7:      1  opcode_reg[2]._0      ((red_op_A_reg | red_op_B_reg) && ~opcode_reg[1])
#      Row  8:      1  opcode_reg[2]._1      ((red_op_A_reg | red_op_B_reg) && ~opcode_reg[1])
#
# -----Focused Expression View-----
# Line      20 Item    1 (opcode_reg[1] & opcode_reg[2])
# Expression totals: 2 of 2 input terms covered = 100.00%
#
#      Input Term   Covered   Reason for no coverage   Hint
#      -----      -----      -----      -----
#      opcode_reg[1]       Y
#      opcode_reg[2]       Y
#


```

```

# -----Focused Expression View-----
# Line      20 Item   1 (opcode_reg[1] & opcode_reg[2])
# Expression totals: 2 of 2 input terms covered = 100.00%
#
#      Input Term   Covered   Reason for no coverage   Hint
# -----
#      opcode_reg[1]       Y
#      opcode_reg[2]       Y
#
#      Rows:     Hits   FEC Target      Non-masking condition(s)
# -----
#      Row  1:         1  opcode_reg[1]_0  opcode_reg[2]
#      Row  2:         1  opcode_reg[1]_1  opcode_reg[2]
#      Row  3:         1  opcode_reg[2]_0  opcode_reg[1]
#      Row  4:         1  opcode_reg[2]_1  opcode_reg[1]
#
# -----Focused Expression View-----
# Line      21 Item   1 (invalid_red_op | invalid_opcode)
# Expression totals: 2 of 2 input terms covered = 100.00%
#
#      Input Term   Covered   Reason for no coverage   Hint
# -----
#      invalid_red_op    Y
#      invalid_opcode    Y
#
#      Rows:     Hits   FEC Target      Non-masking condition(s)
# -----
#      Row  1:         1  invalid_red_op_0 ~invalid_opcode
#      Row  2:         1  invalid_red_op_1 ~invalid_opcode
#      Row  3:         1  invalid_opcode_0 ~invalid_red_op
#      Row  4:         1  invalid_opcode_1 ~invalid_red_op
#
#
# Statement Coverage:
#      Enabled Coverage          Bins   Hits   Misses   Coverage
# -----
#      Statements                  48     48      0   100.00%
#
# =====Toggle Details=====
#
# Toggle Coverage for instance /\ALSU_tb#DUT --
#
#           Node   1H->0L   0L->1H "Coverage"
#
#           A[0-2]      1      1   100.00
#           A_reg[2-0]   1      1   100.00
#           B[0-2]      1      1   100.00
#           B_reg[2-0]   1      1   100.00
#           bypass_A    1      1   100.00
#           bypass_A_reg 1      1   100.00
#           bypass_B    1      1   100.00
#           bypass_B_reg 1      1   100.00
#           cin[0-1]    1      1   100.00
#           cin_reg[1-0] 1      1   100.00
#           clk         1      1   100.00
#           direction   1      1   100.00
#           direction_reg 1      1   100.00
#           invalid     1      1   100.00
#           invalid_opcode 1      1   100.00
#           invalid_red_op 1      1   100.00
#           leds[15-0]   1      1   100.00
#           opcode[0-2]   1      1   100.00
#           opcode_reg[2-0] 1      1   100.00
#           out[5-0]     1      1   100.00
#           red_op_A    1      1   100.00
#           red_op_A_reg 1      1   100.00
#           red_op_B    1      1   100.00
#           red_op_B_reg 1      1   100.00
#           rst         1      1   100.00
#           serial_in   1      1   100.00
#           serial_in_reg 1      1   100.00
#
# Total Node Count      =      61
# Toggled Node Count   =      61
# Untoggled Node Count =      0
#
# Toggle Coverage      =      100.00% (122 of 122 bins)
#

```

- Questasim snippets



- Transcript

```
# test passes
# correct counter =      2002 , error counter =      0
# ** Note: $stop      : TESTBENCH.svh(68)
#   Time: 16008 ns  Iteration: 1  Instance: /ALSU_tb
# Break in Module ALSU_tb at TESTBENCH.svh line 68
```