

P1)

1. Design code


```
1 module queue_operations () ;
2     int j ;
3     int q [$] ;
4     initial begin
5         j = 1 ;
6         q = {0,2,5} ;
7         q.insert (1 , j) ;
8         $display("Queue elements afer inserting j = %p", q);
9         q.delete (1) ;
10        $display("Queue elements afer deleting= %p", q);
11        q.push_front(7) ;
12        $display("Queue elements afer pushing front 7= %p", q);
13        q.push_back(9) ;
14        $display("Queue elements afer pushing back 9 = %p", q);
15        j = q.pop_back() ;
16        $display ("the j variable has the value %d" , j) ;
17        $display("Queue contents after pop back = %p", q);
18        j = q.pop_front() ;
19        $display ("the j variable has the value %d" , j) ;
20        $display("Queue contents after pop front = %p", q);
21        q.reverse() ;
22        $display("reversed Queue contents = %p", q);
23        q.sort() ;
24        $display("sorted Queue contents = %p", q);
25        q.rsort() ;
26        $display("reversed sorted Queue contents = %p", q);
27        q.shuffle() ;
28        $display("shuffled Queue contents = %p", q);
29    end
30 endmodule
```

2. Transcript output

```
VSCode Run - All
# Queue elements after inserting j = '{0, 1, 2, 5}
# Queue elements after deleting= '{0, 2, 5}
# Queue elements after pushing front 7= '{7, 0, 2, 5}
# Queue elements after pushing back 9 = '{7, 0, 2, 5, 9}
# the j variable has the value         9
# Queue contents after pop back = '{7, 0, 2, 5}
# the j variable has the value        7
# Queue contents after pop front = '{0, 2, 5}
# reversed Queue contents = '{5, 2, 0}
# sorted Queue contents = '{0, 2, 5}
# reversed sorted Queue contents = '{5, 2, 0}
# shuffled Queue contents = '{2, 0, 5}
```

P2)

1. Testbench code



```
1 import adder_package::*;
2 module adder_tb();
3     reg clk;
4     reg reset;
5     reg signed [3:0] A;
6     reg signed [3:0] B;
7     wire signed [4:0] C;
8     reg signed [4:0] expected_out;
9     adder_class obj = new ;
10
11    integer error_count , correct_count ;
12
13    localparam MAXPOS = 7 ;
14    localparam MAXNEG = -8 ;
15
16    adder DUT (clk,reset,A,B,C) ;
17
18    initial begin
19        clk = 0;
20        forever begin
21            #2 clk = ~clk;
22            obj.clk_cv = clk ;
23        end
24    end
25
26    initial begin
27        A = 0 ;
28        B = 4 ;
29        reset = 0 ;
30        error_count = 0 ;
31        correct_count = 0 ;
32        // TEST_1
33        assert_reset () ;
34        // TEST_2
35        repeat(1000) begin
36            assert(obj.randomize()) ;
37            A = obj.A_cv ;
38            B = obj.B_cv ;
39            reset = obj.reset_cv ;
40            obj.sampling() ;
41            golden_model () ;
42            check_result () ;
43        end
44        // TEST_18
45        assert_reset () ;
46
47        $display ("correct counter = %d , error counter = %d " , correct_count , error_count ) ;
48        $stop ;
49    end
50
51    task golden_model();
52        if (reset) expected_out = 0 ;
53        else expected_out = A + B ;
54    endtask
55
56    task check_result ();
57        @ (negedge clk) ;
58        if (C == expected_out) begin
59            $display ("test passes") ;
60            correct_count = correct_count + 1 ;
61        end
62        else begin
63            $display ("test fail ") ;
64            error_count = error_count + 1 ;
65        end
66    endtask
67
68    task assert_reset ();
69        reset = 1 ;
70        expected_out = 0 ;
71        check_result () ;
72        reset = 0 ;
73    endtask
74
75 endmodule
```

2. Package code

```
1 package adder_package;
2     typedef enum int signed { MAXPOS = 7 , ZERO = 0 , MAXNEG = -8 } values_t;
3     class adder_class;
4         rand logic signed [3:0] A_cv ;
5         rand logic signed [3:0] B_cv ;
6         rand values_t values;
7         bit reset_cv ;
8         bit clk_cv ;
9
10        constraint reset_constraint {
11            reset_cv dist {0:/97 , 1:/3} ;
12        }
13
14        constraint A_values {
15            A_cv dist { MAXPOS:/20, ZERO:/20, MAXNEG:/20,
16                         [-7:-1]:/20, [1:6]:/20 } ;
17        }
18
19        constraint B_values {
20            B_cv dist { MAXPOS:/20, ZERO:/20, MAXNEG:/20,
21                         [-7:-1]:/20, [1:6]:/20 } ;
22        }
23
24        covergroup covgrp_A @(posedge clk_cv) ;
25            cvp1: coverpoint A_cv {
26                bins data_0          = {ZERO} ;
27                bins data_max       = {MAXPOS};
28                bins data_min       = {MAXNEG};
29                bins data_default   = default ;
30            }
31            cvp2: coverpoint A_cv {
32                bins data_0max      = (ZERO=>MAXPOS) ;
33                bins data_maxmin   = (MAXPOS=>MAXNEG);
34                bins data_minmax   = (MAXNEG=>MAXPOS);
35            }
36        }
37    endgroup
38
39    covergroup covgrp_B @(posedge clk_cv) ;
40        cvp1: coverpoint B_cv {
41            bins data_0          = {ZERO} ;
42            bins data_max       = {MAXPOS};
43            bins data_min       = {MAXNEG};
44            bins data_default   = default ;
45        }
46        cvp2: coverpoint B_cv {
47            bins data_0max      = (ZERO=>MAXPOS) ;
48            bins data_maxmin   = (MAXPOS=>MAXNEG);
49            bins data_minmax   = (MAXNEG=>MAXPOS);
50        }
51    endgroup
52
53    function new();
54        covgrp_A = new() ;
55        covgrp_B = new() ;
56    endfunction
57
58    task sampling ();
59        if (!reset_cv) begin
60            covgrp_A.sample() ;
61            covgrp_B.sample() ;
62        end
63    endtask
64
65    endclass
66 endpackage
```

3. Design code

```
1 module adder (
2     input  clk,
3     input  reset,
4     input  signed [3:0] A, // Input data A in 2's complement
5     input  signed [3:0] B, // Input data B in 2's complement
6     output reg signed [4:0] C // Adder output in 2's complement
7 );
8
9 // Register output C
10 always @(posedge clk or posedge reset) begin
11     if (reset)
12         C <= 5'b0;
13     else
14         C <= A + B;
15 end
16
17 endmodule
```

4. Snippet to your verification plan document

A Label	B Design Requirement Description	C Stimulus Generation	D Functional Coverage	E Functionality Check
TEST_1	When the reset is asserted by task assert_reset , the output value should be zero	Directed at the start of the simulation, then randomized with constraint that drive the reset to be most of the simulation off		A checker in the testbench to make sure the output is correct
TEST_2	when the reset is deasserted , the output should be the summation of operand A and operand B	Randomized under constraint on operand A & operand B to take value (-8) 20% of simulation , take value (0) 20% of simulation , take value (7) 20% of simulation and take the rest of values 40% of simulation	cover all values of operand A and operand B input.	A checker in the testbench to make sure the output is correct
TEST_3	When the reset is asserted, the output value should be low	Directed at the end of the simulation		A checker in the testbench to make sure the output is correct

5. Do file

```
1 vlib work
2 vlog adder.v adder_tb.sv package.svh +cover -covercells
3 vsim -voptargs=+acc work.adder_tb -cover
4 add wave *
5 coverage save adder.ucdb -onexit -du adder
6 run -all
```

6. Code Coverage report snippets

Covergroup Coverage:				
Covergroups	2	na	na	100.00%
Coverpoints/Crosses	4	na	na	na
Covergroup Bins	12	12	0	100.00%
Covergroup				
	Metric	Goal	Bins	Status
TYPE /adder_package/adder_class/covgrp_A	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Coverpoint cvp1	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:	100.00%	100	-	
Coverpoint cvp2	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:	100.00%	100	-	
Covergroup instance \adder_package::adder_class::covgrp_A	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Coverpoint cvp1	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:	100.00%	100	-	
bin data_0	206	1	-	Covered
bin data_max	201	1	-	Covered
bin data_min	187	1	-	Covered
default bin data_default	408	-	-	Occurred
Coverpoint cvp2	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:	100.00%	100	-	
bin data_0max	39	1	-	Covered
bin data_maxmin	42	1	-	Covered
bin data_minmax	40	1	-	Covered

		Covered	Total	Misses	Coverage
TYPE /adder_package/adder_class/covgrp_B		100.00%	100	0	Covered
covered/total bins:		6	6	0	-
missing/total bins:		0	6	6	-
% Hit:		100.00%	100	0	-
Coverpoint cvp1		100.00%	100	0	Covered
covered/total bins:		3	3	0	-
missing/total bins:		0	3	3	-
% Hit:		100.00%	100	0	-
Coverpoint cvp2		100.00%	100	0	Covered
covered/total bins:		3	3	0	-
missing/total bins:		0	3	3	-
% Hit:		100.00%	100	0	-
Covergroup instance \/adder_package::adder_class::covgrp_B		100.00%	100	0	Covered
covered/total bins:		6	6	0	-
missing/total bins:		0	6	6	-
% Hit:		100.00%	100	0	-
Coverpoint cvp1		100.00%	100	0	Covered
covered/total bins:		3	3	0	-
missing/total bins:		0	3	3	-
% Hit:		100.00%	100	0	-
bin data_0		211	1	0	Covered
bin data_max		193	1	0	Covered
bin data_min		179	1	0	Covered
default bin data_default		419	0	419	Occurred
Coverpoint cvp2		100.00%	100	0	Covered
covered/total bins:		3	3	0	-
missing/total bins:		0	3	3	-
% Hit:		100.00%	100	0	-
bin data_0max		48	1	0	Covered
bin data_maxmin		33	1	0	Covered
bin data_minmax		39	1	0	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 2

Total Coverage By Instance (filtered view): 100.00%

7. Functional Coverage report snippets


```
# =====
# Branch Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      -----  -----  -----
#   Branches          2       2       0  100.00%
#
# =====Branch Details=====
#
# Branch Coverage for instance /\adder_tb#DUT
#
#   Line     Item           Count    Source
#   ---     ---           ----    -----
#   File adder.v
#   -----IF Branch-----
#   11           1003  Count coming in to IF
#   11           4      if (reset)
#
#   13           999   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
#
# Statement Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      -----  -----  -----
#   Statements        3       3       0  100.00%
```

```

# Statement Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      ----  -----  -----
#   Statements          3       3       0  100.00%
#
# =====Statement Details=====
#
# Statement Coverage for instance /\adder_tb#DUT --
#
#   Line     Item           Count  Source
#   ----  -----
#   File adder.v
#   1                      module adder (
#   2                           input  clk,
#   3                           input  reset,
#   4                           input  signed [3:0] A, // Input data A in 2's complement
#   5                           input  signed [3:0] B, // Input data B in 2's complement
#   6                           output reg signed [4:0] C // Adder output in 2's complement
#   7                           );
#   8
#   9                           // Register output C
#   10          1            1003   always @(posedge clk or posedge reset) begin
#   11                           if (reset)
#   12          1            4       C <= 5'b0;
#   13
#   14          1            999   else
#   15                           C <= A + B;
#   16
#
# Toggle Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      ----  -----  -----
#   Toggles          30       30       0  100.00%
#
# =====Toggle Details=====
#
# Toggle Coverage for instance /\adder_tb#DUT --
#
#                               Node      1H->0L      0L->1H  "Coverage"
#                               -----
#                               A[0-3]      1       1  100.00
#                               B[0-3]      1       1  100.00
#                               C[4-0]      1       1  100.00
#                               clk         1       1  100.00
#                               reset       1       1  100.00
#
# Total Node Count      =      15
# Toggled Node Count    =      15
# Untoggled Node Count =      0
#
# Toggle Coverage       =      100.00% (30 of 30 bins)
#
#
# Total Coverage By Instance (filtered view): 100.00%

```

8. Clear and neat QuestaSim waveform snippets showing the functionality of the design



```

test passes
test passes
test passes
test passes
correct counter =      1002 , error counter =      0
** Note: $stop      : adder_tb.sv(48)

```

P3)

1. Testbench code



```
1 import FSM_package::*;
2 module FSM_tb();
3 reg X_tb;
4 reg clk_tb;
5 reg rst_tb;
6 wire Y_tb;
7 wire [9:0] count_tb;
8
9 reg Y_expected;
10 reg [9:0] count_expected;
11 state_e cs_tb, ns_tb;
12 reg Y_passed, count_passed;
13 fsm_transaction obj = new;
14
15 FSM #10 DUT (clk_tb, rst_tb, X_tb, Y_tb, count_tb);
16
17 integer error_count, correct_count;
18
19 initial begin
20   clk_tb = 0;
21   forever begin
22     #2 clk_tb = ~clk_tb;
23     obj.clk_cv = clk_tb;
24   end
25 end
26
27 initial begin
28   rst_tb = 0;
29   correct_count = 0;
30   error_count = 0;
31
32   assert_reset();
33
34 repeat (1000) begin
35   assert( obj.randomize() ) else $fatal("Randomization failed");
36   X_tb = obj.X;
37   rst_tb = obj.rst;
38   check_result();
39 end
40
41 assert_reset();
42
43 $display("correct counter = %d , error counter = %d ", correct_count, error_count);
44 $stop;
45 end
46
47 task assert_reset();
48   rst_tb = 1;
49   Y_expected = 0;
50   count_expected = 0;
51   ns_tb = IDLE;
52   cs_tb = IDLE;
53   @(posedge clk_tb);
54   if (Y_expected == Y_tb && count_expected == count_tb) begin
55     $display("Test passes");
56     correct_count = correct_count + 1;
57   end
58   else begin
59     $display("Test fails");
60     error_count = error_count + 1;
61   end
62   rst_tb = 0;
63 endtask
64
65 task golden_model();
66   if (rst_tb) begin
67     Y_expected = 0;
68     count_expected = 0;
69     ns_tb = IDLE;
70   end
71   else begin
72     case (cs_tb)
73       IDLE: begin
74         if (X_tb) ns_tb = IDLE;
75         else ns_tb = ZERO;
76       end
77       ZERO: begin
78         if (X_tb) ns_tb = ONE;
79         else ns_tb = ZERO;
80       end
81       ONE: begin
82         if (X_tb) ns_tb = IDLE;
83         else ns_tb = STORE;
84       end
85       STORE: begin
86         count_expected = count_expected + 1;
87         if (X_tb) ns_tb = IDLE;
88         else ns_tb = ZERO;
89       end
90     endcase
91   end
92 endtask
93
94 task check_result();
95   if (cs_tb == STORE) Y_expected = 1;
96   else Y_expected = 0;
97   if (Y_expected == Y_tb) Y_passed = 1;
98   else Y_passed = 0;
99   golden_model();
100  @(posedge clk_tb);
101  cs_tb = tb.cs_tb;
102  @(posedge clk_tb);
103  if (count_expected == count_tb) count_passed = 1;
104  else count_passed = 0;
105  if (Y_passed && count_passed) begin
106    $display("Test passes");
107    correct_count = correct_count + 1;
108  end
109  else begin
110    $display("Test fails");
111    error_count = error_count + 1;
112  end
113 endtask
114 endmodule
115
```

2. Package code

```
1 package FSM_package;
2     typedef enum logic [1:0] { IDLE , ZERO , ONE , STORE } state_e ;
3     class fsm_transaction;
4         rand logic X ;
5         rand logic rst ;
6         // state_e FSM_state ;
7         bit clk_cv ;
8
9         constraint RESET {
10             rst dist {0:/97 , 1:/3} ;
11         }
12
13         constraint X_rand {
14             X dist {0:/67 , 1:/33} ;
15         }
16
17         covergroup covgrp @ (posedge clk_cv) ;
18             cv1: coverpoint X {
19                 bins seq_transition = (0 => 1 => 0) ;
20             }
21         endgroup
22
23         function new();
24             covgrp = new() ;
25         endfunction
26
27     endclass
28 endpackage
```


3. Design code

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: 010-sequence-detector Design
6 //
7 //////////////////////////////////////////////////////////////////
8 module FSM_010(clk, rst, x, y, users_count);
9     parameter IDLE = 2'b00;
10    parameter ZERO = 2'b01;
11    parameter ONE = 2'b10;
12    parameter STORE = 2'b11;
13
14    input clk, rst, x;
15    output y;
16    output reg [9:0] users_count;
17
18    reg [1:0] cs, ns;
19
20    always @(*) begin
21        case (cs)
22            IDLE:
23                if (x)
24                    ns = IDLE;
25                else
26                    ns = ZERO;
27            ZERO:
28                if (x)
29                    ns = ONE;
30                else
31                    ns = ZERO;
32            ONE:
33                if (x)
34                    ns = IDLE;
35                else
36                    ns = STORE;
37            STORE:
38                if (x)
39                    ns = IDLE;
40                else
41                    ns = ZERO;
42            default:   ns = IDLE;
43        endcase
44    end
45
46    always @(posedge clk or posedge rst) begin
47        if(rst) begin
48            cs <= IDLE;
49        end
50        else begin
51            cs <= ns;
52        end
53    end
54
55    always @(posedge clk or posedge rst) begin
56        if(rst) begin
57            users_count <= 0;
58        end
59        else begin
60            if (cs == STORE)
61                users_count <= users_count + 1;
62        end
63    end
64
65    assign y = (cs == STORE)? 1:0;
66
67 endmodule
```

4. Snippet to your verification plan document

A	B	C	D	E
Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
TEST_1	When the reset is asserted, the output Y & user_count should be 0	Directed at the start of the simulation then randomized to be off most of the simulation		A checker in the testbench to make sure the output is correct
TEST_2	When the input signal X has a pattern 010 the output Y should be 0 & user_count incremented	Randomized inout X under constraint to be low 67% of simulation & to be high 33% of simulation	check all the values of input X	A checker in the testbench to make sure the output is correct
TEST_3	When the reset is asserted, the output value should be low	Directed at the end of the simulation		A checker in the testbench to make sure the output is correct

5. Do file



```

1 vlib work
2 vlog FSM_010.v TESTBENCH.svh package.svh +cover -covercells
3 vsim -voptargs=+acc work.FSM_tb -cover
4 add wave *
5 coverage exclude -src FSM_010.v -line 42 -code s
6 coverage save FSM_010.ucdb -onexit -du FSM_010
7 run -all

```

6. Code Coverage report snippets

```

COVERAGE GROUPS:
-----
```

Covergroup	Metric	Goal	Bins	Status
TYPE /FSM_package/fsm_transaction/covgrp	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Coverpoint cvl	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Covergroup instance \/FSM_package::fsm_transaction::covgrp	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Coverpoint cvl	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
bin seq_transition	130	1	-	Covered

```

TOTAL COVERAGE GROUPS: 100.00% COVERAGE TYPES: 1
Total Coverage By Instance (filtered view): 100.00%

```

7. Functional Coverage report snippets

```

# =====
# --- Instance: /\FSM_tb#DUT
# --- Design Unit: work.FSM_010
# =====
# Branch Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----      -----  -----  -----
#   Branches          20      20      0  100.00%
#
# ======Branch Details=====
# Branch Coverage for instance /\FSM_tb#DUT
#
# Line       Item           Count      Source
# ----  -----
# File FSM_010.v
# -----CASE Branch-----
#   21          1002  Count coming in to CASE
#   22          232   IDLE:
#
#   27          359   ZERO:
#
#   32          278   ONE:
#
#   37          133   STORE:
#
# Branch totals: 4 hits of 4 branches = 100.00%
#
# -----IF Branch-----
#   23          232  Count coming in to IF
#   23          107   if (x)
#
#   25          125   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   28          359  Count coming in to IF
#   28          174   if (x)
#
#   30          185   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   33          278  Count coming in to IF
#   33          173   if (x)
#
#   35          105   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   38          133  Count coming in to IF
#   38          31    if (x)
#
#   40          102   else
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   47          776  Count coming in to IF
#   47          44    if(rst) begin
#
#   50          732   else begin
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   56          614  Count coming in to IF
#   56          44    if(rst) begin
#
#   59          570   else begin
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   60          570  Count coming in to IF
#   60          100   if (cs == STORE)
#
#   470  All False Count
#
# Branch totals: 2 hits of 2 branches = 100.00%
#
# -----IF Branch-----
#   65          577  Count coming in to IF
#   65          102   assign y = (cs == STORE)? 1:0;
#
#   65          475   assign y = (cs == STORE)? 1:0;
#
# Branch totals: 2 hits of 2 branches = 100.00%

```

```

# Condition Coverage:
#   Enabled Coverage           Bins  Covered  Misses  Coverage
#   -----
#   Conditions                  2      2        0     100.00%
#
# =====Condition Details=====
#
# Condition Coverage for instance /\FSM_tb#DUT --
#
#   File FSM_010.v
#   Focused Condition View
# Line    60 Item   1  (cs == 3)
# Condition totals: 1 of 1 input term covered = 100.00%
#
#   Input Term  Covered  Reason for no coverage  Hint
#   -----
#   (cs == 3)      Y
#
#   Rows:      Hits  FEC Target          Non-masking condition(s)
#   -----
#   Row  1:      1  (cs == 3)_0          -
#   Row  2:      1  (cs == 3)_1          -
#
# =====Focused Condition View=====
# Line    65 Item   1  (cs == 3)
# Condition totals: 1 of 1 input term covered = 100.00%
#
#   Input Term  Covered  Reason for no coverage  Hint
#   -----
#   (cs == 3)      Y
#
#   Rows:      Hits  FEC Target          Non-masking condition(s)
#   -----
#   Row  1:      1  (cs == 3)_0          -
#   Row  2:      1  (cs == 3)_1          -
#
# FSM Coverage:
#   Enabled Coverage           Bins  Hits  Misses  Coverage
#   -----
#   FSM States                  4      4        0     100.00%
#   FSM Transitions              7      7        0     100.00%
#
# =====FSM Details=====
#
# FSM Coverage for instance /\FSM_tb#DUT --
#
#   FSM_ID: cs
#   Current State Object : cs
#
#   State Value MapInfo :
#
#   Line      State Name          Value
#   -----
#   22        IDLE               0
#   27        ZERO               1
#   32        ONE                2
#   37        STORE              3
#
#   Covered States :
#
#   Line      State          Hit_count
#   -----
#   22        IDLE            186
#   27        ZERO            315
#   32        ONE             173
#   37        STORE            102
#
#   Covered Transitions :
#
#   Line      Trans_ID          Hit_count  Transition
#   -----
#   26        0                 116       IDLE -> ZERO
#   29        1                 173       ZERO -> ONE
#   48        2                 12        ZERO -> IDLE
#   36        3                 102       ONE -> STORE
#   34        4                 71        ONE -> IDLE
#   41        5                 69        STORE -> ZERO
#   39        6                 33        STORE -> IDLE
#
#
#   Summary           Bins  Hits  Misses  Coverage
#   -----
#   FSM States          4      4        0     100.00%
#   FSM Transitions      7      7        0     100.00%
#
# Statement Coverage:
#   Enabled Coverage           Bins  Hits  Misses  Coverage
#   -----
#   Statements             16     16        0     100.00%


```


```

# Toggle Coverage:
#   Enabled Coverage           Bins    Hits    Misses  Coverage
#   -----      -----  -----  -----
#   Toggles          26     26      0  100.00%
#
# =====Toggle Details=====
#
# Toggle Coverage for instance /\FSM_tb#DUT --
#
#                                     Node    1H->0L    0L->1H      "Coverage"
#                                     -----  -----  -----
#                                         clk      1       1      100.00
#                                         cs[1-0]  1       1      100.00
#                                         ns[1-0]  1       1      100.00
#                                         rst      1       1      100.00
#                                         users_count[4-0]  1       1      100.00
#                                         x       1       1      100.00
#                                         y       1       1      100.00
#
# Total Node Count      =      13
# Toggled Node Count   =      13
# Untoggled Node Count =      0
#
# Toggle Coverage       =      100.00% (26 of 26 bins)
#
#
# Total Coverage By Instance (filtered view): 100.00%
#
# End time: 19:29:55 on Sep 11, 2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

```

8. Clear and neat QuestaSim waveform snippets showing the functionality of the design






```

# Test passes
# Test passes
# Test passes
# Test passes
# correct counter =      1002 , error counter =      0
# ** Note: $stop      : TESTBENCH.svh(44)
#   Time: 4008 ns  Iteration: 1  Instance: /FSM_tb
# Break in Module FSM_tb at TESTBENCH.svh line 44

```

P4)

1. Design code



```
1 module processor ();
2   logic [24] memory [int] ;
3   localparam first_address = 400 ;
4
5   initial begin
6     memory [0] = 24'hA50400;
7     memory [first_address]      = 24'h123456;
8     memory [first_address+1]    = 24'h789ABC;
9     memory [first_address+220]  = 24'h0F1E2D;
10
11    $display("the number of elements in the array is %d" , memory.num);
12    foreach (memory[i]) begin
13      $display("the elemnt in the array of index %d is %h" , i , memory[i]);
14    end
15  end
16 endmodule
```

2. Clear and neat QuestaSim waveform snippets showing the functionality of the design

```
# the number of elements in the array is          4
# the elemnt in the array of index      0 is a50400
# the elemnt in the array of index  400 is 123456
# the elemnt in the array of index  401 is 789abc
# the elemnt in the array of index 620 is 0f1e2d
```

P5)

1. Design code



```
1 module Q5 ();
2     typedef logic [6:0] section ;
3     typedef struct {
4         section header ;
5         section cmd ;
6         section data;
7         section crc ;
8     } packet;
9
10    initial begin
11        packet my_packet ;
12        my_packet.header = 7'h5A;
13        $display("my packet header is %h" , my_packet.header);
14        my_packet.cmd   = 7'h3C ;
15        $display("my packet cmd is %h" , my_packet.cmd);
16        my_packet.data  = 7'h6E ;
17        $display("my packet data is %h" , my_packet.data);
18        my_packet.crc   = 7'h15 ;
19        $display("my packet crc is %h" , my_packet.crc);
20        $display("my packet is %p" , my_packet);
21    end
22 endmodule
```

2. Clear and neat QuestaSim waveform snippets showing the functionality of the design

```
# my packet header is 5a
# my packet cmd is 3c
# my packet data is 6e
# my packet crc is 15
# my packet is '{header:90, cmd:60, data:110, crc:21}
```