

P1)

Code:



P2) Code:


```
E: > Digital_course > design > session1 > HA > Essential > .v files > @ problem2.v > ...
       module p2 (a,b,c,d,sel,out,out_bar);
       input a,b,c,sel;
       input [2:0]d;
       output reg out ,out_bar;
       reg AND2, OR1, XNOR1;
       always @ (*) begin
           AND2 = d[0] & d[1];
           OR1 = d[2] | AND2;
           XNOR1= a\sim^b\sim^c;
 11
           if (sel==1) begin
 12
                out = XNOR1;
           else begin
                out = OR1;
            out_bar = ~out;
       end
       endmodule
 20
```




P3) code:

Waveform snippet:

For unsigned adder



Signed adder:



P4) code:



P5) code:

```
E: > Digital_course > design > session1 > HA > Essential > .v files >  problem5.v > ...

1    module p5 (a , b);
2    input [7:0] a;
3    output[8:0] b;
4    wire parity;
5    assign parity = (a[0]^a[1]^a[2]^a[3]^a[4]^a[5]^a[6]^a[7]);
6
7    assign b = {a,parity};
8    endmodule
```



P6) code:

```
E: > Digital_course > design > session1 > HA > Essential > .v files > @ problem6 (2).v > = nbit_alu
      module nbit_alu (in0, in1 , opcode , out , enable , a,b,c,d,e,f,g);
      parameter width = 4;
      input [width-1:0] in0,in1 , enable;
      input [1:0] opcode;
      output reg [width-1:0] out;
      output reg a,b,c,d,e,f,g
      always @ (in0, in1 , opcode ) begin
      case (opcode)
      2'b00: out=in0+in1;
      2'b01: out=in0|in1;
      2'b10: out=in0-in1;
      2'b11: out=in0^in1;
      endcase
      if (enable==1) begin
          case (out)
              4'h0: {a,b,c,d,e,f,g} = 7'b11111110;
              4'h1: {a,b,c,d,e,f,g} = 7'b0110000;
              4'h2: {a,b,c,d,e,f,g} = 7'b1101101;
              4'h3: {a,b,c,d,e,f,g} = 7'b1111001;
              4'h4: {a,b,c,d,e,f,g} = 7'b0110011;
              4'h5: {a,b,c,d,e,f,g} = 7'b1011011;
              4'h6: {a,b,c,d,e,f,g} = 7'b1011111;
              4'h7: {a,b,c,d,e,f,g} = 7'b1110000;
              4'h8: {a,b,c,d,e,f,g} = 7'b1111111;
              4'h9: {a,b,c,d,e,f,g} = 7'b1111011;
              4'hA: {a,b,c,d,e,f,g} = 7'b1110111;
              4'hB: {a,b,c,d,e,f,g} = 7'b0011111;
              4'hC: {a,b,c,d,e,f,g} = 7'b1001110;
              4'hD: {a,b,c,d,e,f,g} = 7'b0111101;
              4'hE: {a,b,c,d,e,f,g} = 7'b1001111;
              4'hF: {a,b,c,d,e,f,g} = 7'b1000111;
              default : {a,b,c,d,e,f,g} = 7'b00000000;
          endcase
      else {a,b,c,d,e,f,g} = 7'b00000000;
          endmodule
```

