

CPU Architecture 1.0

Stage 5: Writeback

MEM_WB-REG

