



**Faculty of Engineering**  
Cairo University



**Cairo University**

# **CMPS301 Computer Architecture**

## **Project Report – Phase 1**

### **Team 11**

<b>NAME</b>	<b>ID</b>
<b>Rawan Yasser Hashem</b>	<b>1210008</b>
<b>Danah Rafik Hassan</b>	<b>1210221</b>
<b>Basma Mohamed Abd El Hakeem</b>	<b>1210208</b>
<b>Youssef Ahmed Abdelbar</b>	<b>1210090</b>
<b>Nouran Shams Eldeen</b>	<b>1210420</b>

# Table of Contents

Content	Page
<b>Op-codes</b>	2
<b>Instruction Bit Details</b>	3
<b>Control Signals</b>	6
<b>Control Signals Explained</b>	10
<b>Pipeline Stages Design</b>	13
<b>Pipeline Registers Details</b>	15
<b>Hazards</b>	17
<b>Exceptions</b>	19
<b>Schematic design</b>	21

## Op-codes

Instruction	Op-code	Instruction	Op-code	Instruction	Op-code
NOP	<b>00000</b>	IADD	<b>01011</b>	RET	<b>10110</b>
HLT	<b>00001</b>	PUSH	<b>01100</b>	INT	<b>10111</b>
SETC	<b>00010</b>	POP	<b>01101</b>	RTI	<b>11000</b>
NOT	<b>00011</b>	LDM	<b>01110</b>		
INC	<b>00100</b>	LDD	<b>01111</b>		
OUT	<b>00101</b>	STD	<b>10000</b>		
IN	<b>00110</b>	JZ	<b>10001</b>		
MOV	<b>00111</b>	JN	<b>10010</b>		
ADD	<b>01000</b>	JC	<b>10011</b>		
SUB	<b>01001</b>	JMP	<b>10100</b>		
AND	<b>01010</b>	CALL	<b>10101</b>		

## Instruction Bits Details:

Instruction	16-bit Details					
	15-11	10-8 R1 Read from & maybe write back in	7-5 R2 Read from (two operands)	4-2 Rf Write back in	Index Bit	IMM Bit
NOP	Op-code				Any empty cell is zero	Any empty cell is zero
HLT	Op-code					
SETC	Op-code					
NOT	Op-code	Rsrc1		Rdst		
OUT	Op-code	Rsrc1				
IN	Op-code			Rdst		

MOV	Op-code	Rsrc1		Rdst		
SUB	Op-code	Rsrc1	Rsrc2	Rdst		
AND	Op-code	Rsrc1	Rsrc2	Rdst		
IADD	Op-code	Rsrc1	Rsrc2	Rdst		IMM bit
PUSH	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>
	Op-code	Rsrc1				
	Op-code			Rdst		
LDM	Op-code			Rdst		IMM bit
LDD	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>
	Op-code	Rsrc1		Rdst		IMM bit
	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>
STD	Op-code	Rsrc1	Rsrc2			IMM bit
	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>	<del>IMM</del>
	Op-code	Rsrc1				
JZ	Op-code	Rsrc1				

JN	Op-code	Rsrc1				
JC	Op-code	Rsrc1				
JMP	Op-code	Rsrc1				
CALL	Op-code	Rsrc1				
RET	Op-code					
INT	Op-code				Index	
RTI	Op-code					

## Control Signals:

INST	Rd Rs Sel	R E G W	PC DI S	IM M bit	M W	M R	M T R sl ct r	SP+	S P-	A L U S L C T R	OUT EN	J M P	Z	N	C	I N T	R E T	FR	F L A G E N	U C	Rs rc 1/ Rs rc 2 Sel	W rit e Da ta Sel ect	addr ess
NOP	0	0	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0
HLT	0	0	1	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0
SETC	0	0	0	0	0	0	0 0	0	0	0 1 1	0	0	0	0	1	0	0	0	1	0	0	0	0
NOT	1	1	0	0	0	0	0 0 0	0	0	0 0 0	0	0	0	0	0	0	0	0	1	0	0	0	0

INC	1	1	0	0	0	0	0 0	0	0	1 1 1	0	0	0	0	0	0	0	0	1	0	0	0	0
OUT	0	0	0	0	0	0	0 0	0	0	1 0 0	1	0	0	0	0	0	0	0	0	0	0	0	0
IN	1	1	0	0	0	0	1 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0
MOV	1	1	0	0	0	0	0 0	0	0	1 0 0	0	0	0	0	0	0	0	0	0	0	0	0	0
ADD	1	1	0	0	0	0	0 0	0	0	1 1 0	0	0	0	0	0	0	0	0	1	0	0	0	0
SUB	1	1	0	0	0	0	0 0	0	0	0 1 0	0	0	0	0	0	0	0	0	1	0	0	0	0



AND	1	1	0	0	0	0	0 0	0	0	0 0 1	0	0	0	0	0	0	0	0	1	0	0	0	0
INST	Rd Rs Sel	R E G I S T E R I T E	P C D I S A B L E	I M M b i t	M W	M R	M T R s l c t r	S P +	S P -	A L U s l c t r	W _ E N O U T	J M P	Z	N	C	I N T	R E T	F R	F L A G E N	U C	R s r c 1/ R s r c 2 S e l	W r i t e D a t a S e l e c t	Exc Cau F
IADD	1	1	0	1	0	0	0 0	0	0	1 1 0	0	0	0	0	0	0	0	0	1	0	0	0	0
PUSH	0	0	0	0	1	0	0 0	0	1	0 0	0	0	0	0	0	0	0	0	0	0	0	0	1
POP	1	1	0	0	0	1	0 1	1	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	1

LDM	1	1	0	1	0	0	0 0	0	0	1 0 1	0	0	0	0	0	0	0	0	0	0	0	0	0
LDD	1	1	0	1	0	1	0 1	0	0	1 1 0	0	0	0	0	0	0	0	0	0	0	0	0	1
STD	0	0	0	1	1	0	0 0	0	0	1 1 0	0	0	0	0	0	0	0	0	0	0	1	0	1
JZ	0	0	0	0	0	0	0 0	0	0	0 0	0	1	1	0	0	0	0	0	0	0	0	0	0
JN	0	0	0	0	0	0	0 0	0	0	0 0	0	1	0	1	0	0	0	0	0	0	0	0	0
JC	0	0	0	0	0	0	0 0	0	0	0 0	0	1	0	0	1	0	0	0	0	0	0	0	0

JMP	0	0	0	0	0	0	0 0	0	0	0 0	0	1	0	0	0	0	0	0	0	1	0	0	0
CALL	0	0	0	0	1	0	0 0	0	1	1 0 0	0	1	0	0	0	0	1	0	0	0	0	1	1
RET	0	0	0	0	0	1	0 1	1	0	0 0	0	1	0	0	0	0	1	0	0	0	0	0	1
INST	Rd Rs Sel	REG WRITE	PC DISABLE	IM M bit	M W	M R	M T R sl ct r	SP+	S P-	A L U slc tr	OUT EN	J M P	Z	N	C	I N T	R E T	F Re sto re d	F L A G E N	U C	Rs rc 1/ Rs rc 2 Sel	W rit e Da ta Sel ect	Exc Cau Fet
INT	0	0	0	0	1	0	0 0	0	1	0 0	0	1	0	0	0	1	1	0	0	0	0	1	1
RTI	0	0	0	0	0	1	0 1	1	0	0 0	0	1	0	0	0	0	1	1	0	0	0	0	1

ALU selector	Operation	ALU selector	Operation
000	<b>NOT</b>	100	<b>NOP (Data1)</b>
001	<b>AND</b>	101	<b>NOP (Data2)</b>
010	<b>SUB</b>	110	<b>ADD</b>
011	<b>SETC</b>	111	<b>INC</b>

## Control Signals Explained:

Signal	Explanation
<b>RdRs Sel</b>	<b>Controls which register to write back in (Rdst or Rsrc1)</b> <b>0 -&gt; Rsrc1</b> <b>1 -&gt; Rdst</b>
<b>REG WRITE</b>	<b>Controls write enable of register file in chosen destination.</b>
<b>PC DISABLE</b>	<b>Freezes the PC</b>
<b>ALU SRC</b>	<b>Controls input2 for the ALU.</b> <b>0 -&gt; Rsrc2</b> <b>1 -&gt; IMM</b>
<b>MW</b>	<b>Controls write enable of data memory.</b>
<b>MR</b>	<b>Controls read enable of data memory.</b>
<b>MTR SLCTR</b>	<b>Controls the source of data written back (ALU result or memory data).</b> <b>00 -&gt; ALU result</b>

	<b>01 -&gt; Memory out</b> <b>10 -&gt; IN-Port value</b>
ALU SLCTR	<b>Controls the operation performed by ALU.</b>
SP+	<b>Increments SP when POP.</b>
SP-	<b>Decrements SP when PUSH.</b>
SP- && SP+ (memory address input MUX selector)	<b>Controls which address to read/write (effective address passed from ALU or SP location).</b> <b>10 -&gt; EFF address (ALU result)</b> <b>00 -&gt; SP without change (POP)</b> <b>01 -&gt; new SP (decremented) (PUSH)</b>
OUT EN	<b>Controls write enable of output port.</b>
JMP	<b>Indicates a branch instruction, controls the branch handler unit.</b>

	<b>JMP = 0 in RET &amp; RTI as they cannot be handled before memory stage, so we handle them as normal instruction then flush the previous registers (3 stalls).</b>
<b>Z</b>	<b>Indicates JZ (conditional branch), controls the branch handler unit</b>
<b>N</b>	<b>Indicates JN (conditional branch), controls the branch handler unit</b>
<b>C</b>	<b>Indicates JC (conditional branch), controls the branch handler unit</b>
<b>INT</b>	<b>Controls the reservation of the flags, interrupt the IM to get the instruction out at location Index + 3 and put it in the PC.</b>
<b>RET</b>	<b>Indicates an instruction that changes the PC and stall 3 times.</b>
<b>Flag enable</b>	<b>Controls write enable for flag register CCR.</b>
<b>FR</b>	<b>Flag Restored Bit controls the restoring to flag register CCR.</b>
<b>UC</b>	<b>Indicates an unconditional branch, does not access branch prediction unit.</b>
<b>Rsrc1/Rsrc2 Sel</b>	<b>Control the first input to the ALU to choose Rsrc2 in STD</b>

## **Pipeline Stages Design:**

### **1) Fetch:**

The processor fetches the next instruction from the instruction cache address pointed to by the program counter (PC).

After fetching the instruction, the PC is incremented to point to the next instruction in memory, if it wasn't a branch instruction.

### **2) Decode:**

The processor decodes the fetched instruction to determine the operation it represents and the operands involved.

If the instruction involves register operands, the decode stage reads the values from the specified registers.

In addition, control signals are generated to control the execution of the instruction in a correct way.

### **3) Execute:**

The processor performs the actual logical or arithmetic operations in the ALU, using the operands obtained from the decode stage, according to the instruction.

If the instruction involves memory operations, it calculates the required memory address.

Updates the flag register and determines whether the zero branch should be taken or not.



#### **4) Memory:**

The processor performs the memory access operation. This includes reading data from memory for load instructions or writing data to memory for store instructions.

#### **5) Write Back:**

This stage receives the result of the instruction execution from the execute or memory stage, depending on the type of instruction.

If the instruction involves updating registers, the write back stage updates the specified destination register(s) with the computed result.

Once the result has been written back to the destination, the instruction is considered complete.

## Pipeline Registers Details:

Register	Size	Stored Values	Stored Control Signals	Connected Components (IN)	Connected Components (OUT)
IF/ID	64 bit	<ul style="list-style-type: none"> <li>• Current instruction</li> <li>• IMM</li> <li>• Next instruction</li> <li>• PC</li> <li>• IN port value</li> </ul>		<ul style="list-style-type: none"> <li>• Instruction memory</li> <li>• IN port</li> <li>• Flush Unit</li> <li>• PC</li> </ul>	<ul style="list-style-type: none"> <li>• Control Unit</li> <li>• Register File</li> <li>• ID/EX register</li> <li>• Hazard detection unit</li> </ul>
ID/EX	103 bit	<ul style="list-style-type: none"> <li>• PC+1</li> <li>• IN port value</li> <li>• PC</li> <li>• Index</li> <li>• Rdst</li> <li>• Rsrc1</li> <li>• Data 1</li> <li>• Data 2</li> </ul>	<ul style="list-style-type: none"> <li>• Flag enable</li> <li>• OUT enable</li> <li>• REG WRITE</li> <li>• INT</li> <li>• MR</li> <li>• MW</li> <li>• MTR</li> <li>• SP+/SP-</li> <li>• FR</li> <li>• Write Data Selector</li> <li>• RET</li> <li>• Z</li> <li>• N</li> <li>• C</li> <li>• ALU Selector</li> </ul>	<ul style="list-style-type: none"> <li>• Register file</li> <li>• IF/ID register</li> <li>• Control Unit</li> <li>• Flush Unit</li> </ul>	<ul style="list-style-type: none"> <li>• ALU</li> <li>• ALU SRC mux</li> <li>• Rsrc1-Rsrc2 mux</li> <li>• Rd-Rs mux</li> <li>• EX/MEM register</li> <li>• Hazard Detection Unit</li> <li>• Exception detection unit</li> </ul>

			<ul style="list-style-type: none"> <li>• ALU SRC</li> <li>• JMP</li> <li>• UC</li> <li>• Rd-Rs sel</li> <li>• Rsrc1/Rsrc2 sel</li> </ul>		
EX/MEM	103 bit	<ul style="list-style-type: none"> <li>• Data 1</li> <li>• Data 2</li> <li>• Flags</li> <li>• ALU result</li> <li>• IN port value</li> <li>• DST Reg</li> <li>• PC</li> <li>• PC+1</li> <li>• Index</li> </ul>	<ul style="list-style-type: none"> <li>• OUT enable</li> <li>• REG WRITE</li> <li>• INT</li> <li>• MR</li> <li>• MW</li> <li>• MTR</li> <li>• SP+/SP-</li> <li>• Write Data Selector</li> <li>• RET</li> </ul>	<ul style="list-style-type: none"> <li>• ALU</li> <li>• Flag Register CCR</li> <li>• Rd-Rs mux</li> <li>• ID/EX register</li> <li>• Flush Unit</li> </ul>	<ul style="list-style-type: none"> <li>• Data memory</li> <li>• Write data mux</li> <li>• Address mux</li> <li>• MEM/WB register</li> <li>• Hazard Detection Unit</li> </ul>
MEM/WB	68 bit	<ul style="list-style-type: none"> <li>• SP Value</li> <li>• ALU result</li> <li>• MemOut</li> <li>• Index</li> <li>• DST Reg</li> <li>• IN port value</li> </ul>	<ul style="list-style-type: none"> <li>• OUT enable</li> <li>• REG WRITE</li> <li>• INT</li> <li>• MTR</li> <li>• RET</li> </ul>	<ul style="list-style-type: none"> <li>• EX/MEM register</li> <li>• Flush Unit</li> <li>• SP register</li> <li>• Data memory</li> </ul>	<ul style="list-style-type: none"> <li>• MTR mux</li> <li>• PC INT signal mux</li> <li>• Register file</li> <li>• SP update unit</li> </ul>

## Hazards:

Type of Hazard	Source of Hazard	Handling	
		Detection	Solution
<b>Data Hazard</b>	<b>Load-use</b>	<b>Hazard Detection Unit:</b> Checks if <ol style="list-style-type: none"> <li>1. MemRead = 1 in ID/EX</li> <li>2. Rdst in ID/EX = Rsrc1 in IF/ID</li> <li>3. Rdst in ID/EX = Rsrc2 in IF/ID</li> </ol> (1&&2) or (1&&3) -> Load-Use Hazard detected.	<b>Forwarding Unit:</b> Stall twice (NOP) until data is read from memory. Forward ReadData from MEM/WB to EXECUTE stage. <b>LDD &amp; POP instructions.</b>
	<b>Read after write</b>	<b>Hazard Detection Unit:</b> Checks if <ol style="list-style-type: none"> <li>1. RegWrite_1 = 1 &amp; MemRead = 0 in EX/MEM</li> <li>2. Rdst in EX/MEM = Rsrc1 in ID/EX</li> <li>3. Rdst in EX/MEM = Rsrc2 in ID/EX</li> </ol> (1&&2) or (1&&3) -> Read after write Hazard detected.	<b>Forwarding Unit:</b> If (IN    LDM), Forward data accordingly: <ul style="list-style-type: none"> <li>• IN -&gt; IN-Port value</li> <li>• LDM -&gt; Immediate value in ID/EX</li> </ul> Else, forward WriteData from ALU result to EXECUTE stage.

<b>Control Hazard</b>	<b>Branching</b>	<p style="text-align: center;"><b>Static prediction (untaken)</b></p> <p>Any jump will be untaken till the execution stage. If we know in execution that the branch should be taken, we will flush two instructions and jump (<math>PC = Rsrc1</math>)</p>
-----------------------	------------------	--

## Causes of Exceptions:

Types	Causes
Overflow	INC – ADD – ADDI- SUB – PUSH – POP – CALL – RET – RTI – PC might overflow every new cycle
Out of bounds	LDD – STD – JZ – JC – JMP – CALL – RET – RTI

## Elaboration:

INC:

$R[Rsrc1] + 1$  overflows → Execution stage

ADD:

Overflow → Execution stage

ADDI:

Overflow → Execution stage

SUB:

Overflow → Execution stage

PUSH:

$SP -= 1$  overflows → Memory stage

DataMemory[SP] out of bound → Memory stage (after seeing SP value, if it is greater than  $2^{12} - 1$ , then out of bound)

POP:

$SP += 1$  overflows → Memory stage

DataMemory[SP] out of bound → Memory stage

LDD:

DataMemory[R[Rsrc1]] out of bound, as Memory has  $2^{12}$  addresses, but

$R[Rsrc1]$  can go up to  $2^{16}-1$  → Decode stage (after seeing  $R[Rsrc1]$  value, if it is greater than  $2^{12} - 1$ , then out of bound)

STD:  
 $DataMemory[R[Rsrc]]$  out of bound → Decode stage

JZ:  
 $PC = R[Rdst]$  may be out of bound, if instruction cache size is smaller than  $2^{16}-1$  → Execution stage

JN:  
 $PC = R[Rdst]$  out of bound → Execution stage

JC:  
 $PC = R[Rdst]$  out of bound → Execution stage

JMP:  
 $PC = R[Rdst]$  out of bound → Decode stage (when decoding, we know it is a jump command, and we also have the value of  $R[Rdst]$ , if it is greater than the size of PC, then out of bound) (unlike JZ and JC, we do not need to wait till the execution stage to check whether we will actually jump or not, as in the JPM command, we will unconditionally jump)

CALL:  
 $DataMemory[SP]$  out of bound, as memory has  $2^{12}$  addresses, but PC can go up to  $2^{16}-1$  → Memory stage

$PC + 1$  overflows → Fetch stage

$SP -= 1$  overflows → Memory stage

RET:  
 $SP += 1$  overflows → Memory stage

$DataMemory[SP]$  out of bound → Memory stage

RTI:  
 $SP += 1$  overflows → Memory stage

$DataMemory[SP]$  out of bound → Memory stage

After each fetch,  $PC + 1$  might overflow → Fetch stage

**SCHEMATIC DIAGRAMS LINK:**

<https://drive.google.com/drive/folders/1UCywb94f2ysVs7gsQyVfLdK4qYGf1CYo>





