Concordia University Comp 346, Fall 2012 Department of Computer Science & Software Engineering Instructor: Aiman Hanna Time: 60 minutes Name: Mela Setiloso Mid-term Exam ID. #: 273249 Keep your answer very organized & clean. Exam will be marked out of 20. Exam has 5 pages. Question #1 (3 marks) Indicate whether each of the following statements is true or false. Explain your answer. i) If a system is guaranteed to be a single-user, single-CPU system there is no real need for the mode bit. √ False OTrue Mode bit is required to differentiate what user and system can to such as wer mode can't touch OS code, but supervisor mode can. Even though it's single war, the user need Superusor mode to do contol calls on OS. ii) Assume a time-sharing system does not allow multitasking; that is, for each user it is simply a uni-programming environment. Under these particular conditions, there is no possibility of deadlock in that system. OTrue dead lock can still occur because processes are still in those system and there's a possibility a lock can't be jun locked so the next process can't function. iii) In a uni-programming system, there is no possibility of Deadlock. **OTrue**

Question #2 (5 marks)

As a team member of a system designers, you investigated the use of system calls in the system and concluded that they are actually prone to produce security problems (improper privilege escalation to system-mode) when calls are made to 8 particular routines that allow different controls (manipulations, use, etc.) to some hardware components of the system. Since the fixing of these routines is estimated to take longer time that what can be accommodated by the clients, another team member recommended a temporary solution to the problem, where these 8 routines are actually permitted to be executed under user-mode instead of system-mode, hence eliminating the privilege escalation problem. Does this proposal have any validity from your point of view? If ves. indicate clearly the reasons behind your support to the proposal. If no, explain clearly why such proposal is incorrect.

We because changing permission from System to user mode can create more problems than eliminating problems. For example, user will be able to change OS rade of those controls. This can make the controls do something else than its original purpose or the controls will not work anymore (bug is found).

XXXXXXXX

- wher has control of it, Smanipulate har duare -> dangerous
- don't say "use message passing" -> Shows you memorise stuff not know
what to do

Scenario'. Code is read only then when stays when made

1.0

3,00 hore 300.

Question #3 (5 marks)

Assume the following particular conditions/circumstances: A system has only 3 critical sections (C.S.), and only 6 processes actually share these critical sections. There are exactly 6 routines (methods) where one or more of these critical sections are being accessed. If more than one C.S. appears in a method, then the order of appearance is undetermined (that is, they can appear on any order). Further, we are only interested in achieving mutual exclusion (M.E.) and deadlock-free. We are not interested in good progress. Is it possible under these very particular conditions to implement a monitor as follows:

- All 6 routines are implemented as part of the monitor;
- 3 hidden semaphores (say mutex1, mutex2 and mutex3) are used, one for each of the critical sections;
- At the start of each method, $P(mutex_i)$ is automatically injected if the C.S. for that semaphore appears in the method (which is easy to detect). At the end of the method, V(mutex_i) is automatically injected to release the semaphores obtained at the start of the method.

Under these very particular conditions, is it possible to implement such a monitor to allow for highlevel synchronization. If yes, explain clearly why this implementation is solid (reliable) in achieving what is needed. If <u>no</u>, <u>show clearly</u> how this implementation will fail. P(mutex3)

V(matex) v(mutex2) V(mutex3) Yes) it is possible because mutex 1, mutex 2 and mutex 3 provide a single lock For each CS. So if there was multiple CSI, V (mutexi) will Signal to any Plnutex1) when lock is pre- Process can only-enter after that signal, which will avoid multiple entries. Since the lock will eventually open at one period, deadlock isn't possible Since that only occurs unavailable. It what about M.E.

> Comp 346 - Fall 2012 Mid-term Exam - Page 3 of 5

Question # 4 (4 marks)

The following code is designed so that mutual exclusion over critical sections (C.S.) is achieved. A process calls getLock() prior to accessing the C.S. and calls releaseLock() after the C.S. execution is finished. lock is defined as a Boolean variable and initially assigned a false value (i.e. $Boolean\ lock = false$;). D.I. and E.I. denote Disable Interrupt and Enable Interrupt respectively.

Is the solution capable of providing the needed mutual exclusion? If yes, explain why the solution holds. If no, give a example/scenario that shows how the solution fails.

getlock | CSI releaseLock

The lock will only release after CS is done and process are put into yield while it's trying to get lock.

The boolean type also makes it possible to only have I lock, so there's no yay for deplicate locks, which can let other process to in the CS.

Comp 346-Fall 2012 Mid-term Exam-Page 4 of 5

Here is the code of 4 processes {P0, P1, P2 & P3}, which share a set of binary semaphores and some critical sections. Assume that at any point of time there will never be any duplicates of the same will run only one time. Does the code provide mutual exclusion to each of C.S.1, C.S.2 and C.S.3? Note: We are not interested in looking at any other issues baside.

Semaphore s1 = 1, s12 = 0, s23 = 1, s3 = 0;

Siz = 0,1 9,1	53=80,4,	0,1,0
523 817,011		

P(s12)	Pl	P2	P3
C.S.3	P(s1)	P(s3)	P(s1)
C.S.1	C.S.3	C.S.2	C.S.3
V(s1)	V(s12)	V(s1)	V(s12)
P(s3)		P(s23)	V(s3)
C.S.2		C.S.1	
V(s3)		C.S.2	
(00)		V(s23)	
		V(s3)	

Scenario 1:

Scenario 2:

No ME por CSI due to scenario 1, No ME por CSZ
CS3 due to scenario 2, and ME por CSZ

Comp 346 - Fall 2012 Mid-term Exam - Page 5 of 5