



life.augmented

Computer Arithmetic

Adders

Ahmed Abdelsalam

Agenda

0 Overview

1 Digital IC Design Flow

2 Computer Arithmetic Intro

3 Basic Adder and Carry Analysis

4 Variations of Fast Adders

5 Multi-Operands Adders



Training Overview

Rules to be defined


- Online attendance is not allowed for this training; it is only conducted **face-to-face**.
- Assignments are very restricted, and it is not acceptable to miss them. Only a 12-hour extension from the deadline is allowed, and further extensions require a valid excuse.
- Honesty and transparency are essential; group solutions are not allowed.
- We have three out of four sessions in part one of the training before the first checkpoint, which may result in some participants being asked to leave (we hope this will not be necessary).
- Training certificates are based on your performance throughout the journey.

1- Digital IC Design Flow

Digital Design Flow



Digital Design Flow



2- Computer Arithmetic Intro

Binary System


Binary

	64	32	16	8	4	2	1
(123)	1	1	1	1	1	0	0

Decimal

1000	100	10	1
0	1	2	3

Number Representation



وَمَا أَوْثَقُكُمْ مِنَ الْعِلْمِ إِلَّا قَلِيلًا

3- Basic Adder and Carry Analysis

Binary Addition


Binary

	1	1		1	1	1	
(21)	0	1	0	1	0	1	
(-9)	1	1	0	1	1	1	
<hr/>							
(12)	0	0	0	1	1	0	0


Decimal

	1	1		
4	6	5	3	
2	1	6	7	
<hr/>				
6	8	2	0	

Dot-Notation



Extended DN




Extended Dot-Notation

Multiplication

$$\begin{array}{r} \circ \bullet \bullet \bullet \bullet \\ \times \circ \bullet \bullet \\ \hline \circ \bullet \bullet \bullet \bullet \\ \circ \bullet \bullet \bullet \bullet \\ \bullet \circ \circ \circ \circ \end{array}$$

Addition


$$\begin{array}{r} \circ \bullet \bullet \bullet \bullet \\ + \circ \bullet \bullet \\ \hline \circ \bullet \bullet \bullet \bullet \bullet \bullet \end{array}$$



Half Adder


A	B	C Out	Sum
0	0	0	0
1	0	0	1
0	1	0	1
1	1	1	0

One-Bit width Adder




Full Adder

A	B	C	C Out	Sum
0	0	0	0	0
1	0	0	0	1
0	1	0	0	1
1	1	0	1	0
0	0	1	0	1
1	0	1	1	0
0	1	1	1	0
1	1	1	1	1




وما أوتيتم من العلم إلا قليلا

One-Bit width Adder




Half Adder variants




Full Adder (CMOS Suitable)

One-Bit width Adder





Half Adder variants



Full Adder (CMOS Suitable)

Bit-Serial Adder




$$T_{\text{bit-serial}} = n * T_{\text{FA}}(c_{\text{in}} \rightarrow s)$$

$$\text{Thruput}_{\text{pipeline}} = 1/T_{\text{FA}}(c_{\text{in}} \rightarrow s)$$

$$\text{Area}_{\text{bit-serial}} = A_{\text{FA}} + (3n+1) * A_{\text{FF}}$$



Carry Ripple Adder




$$T_{\text{ripple-add}} = T_{\text{FA}}(x, y \rightarrow c_{\text{out}}) + (k - 2) \times T_{\text{FA}}(c_{\text{in}} \rightarrow c_{\text{out}}) + T_{\text{FA}}(c_{\text{in}} \rightarrow s)$$

$$\text{Area}_{\text{bit-serial}} = n * A_{\text{FA}}$$

Exceptions and Saturating Adder



Carry Length



Carry Length Expectation

Given binary numbers with random bits, for each position i we have

Probability of carry generation = $\frac{1}{4}$ (both 1s)

Probability of carry annihilation = $\frac{1}{4}$ (both 0s)

Probability of carry propagation = $\frac{1}{2}$ (different)

Probability that carry generated at position i propagates through position $j-1$ and stops at position j ($j > i$)

$$2^{-(j-1-i)} \times \frac{1}{2} = 2^{-(j-i)}$$

Expected length of the carry chain that starts at position i


$$2 - 2^{-(k-i-1)}$$

Average length of the longest carry chain in k -bit addition is strictly less than $\log_2 k$; it is $\log_2(1.25k)$ per experimental results

Analogy: Expected number when rolling one die is 3.5; if one rolls many dice, the expected value of the largest number shown grows

4- Variations of Fast Adders


Carry Network the Key



To implement Fast Adder
need to optimize carry chain

Revisit carry Ripple Adders

The carry recurrence: $c_{i+1} = g_i \vee p_i c_i$




Unrolling Carry

$$\begin{aligned}
 c_i &= g_{i-1} \vee c_{i-1} p_{i-1} \\
 &= g_{i-1} \vee (g_{i-2} \vee c_{i-2} p_{i-2}) p_{i-1} \\
 &= g_{i-1} \vee g_{i-2} p_{i-1} \vee c_{i-2} p_{i-2} p_{i-1} \\
 &= g_{i-1} \vee g_{i-2} p_{i-1} \vee g_{i-3} p_{i-2} p_{i-1} \vee c_{i-3} p_{i-3} p_{i-2} p_{i-1} \\
 &= g_{i-1} \vee g_{i-2} p_{i-1} \vee g_{i-3} p_{i-2} p_{i-1} \vee g_{i-4} p_{i-3} p_{i-2} p_{i-1} \vee c_{i-4} p_{i-4} p_{i-3} p_{i-2} p_{i-1} \\
 &= \dots
 \end{aligned}$$

Full carry lookahead is quite practical for a 4-bit adder

$$\begin{aligned}
 c_1 &= g_0 \vee c_0 p_0 \\
 c_2 &= g_1 \vee g_0 p_1 \vee c_0 p_0 p_1 \\
 c_3 &= g_2 \vee g_1 p_2 \vee g_0 p_1 p_2 \vee c_0 p_0 p_1 p_2 \\
 c_4 &= g_3 \vee g_2 p_3 \vee g_1 p_2 p_3 \vee g_0 p_1 p_2 p_3 \\
 &\quad \vee c_0 p_0 p_1 p_2 p_3
 \end{aligned}$$




وَمَا أَوْثَقُكُمْ مِنَ الْعِلْمِ إِلَّا قَلِيلًا

Carry-Lookahead Adder


Block *generate* and *propagate* signals

$$g_{[i,i+3]} = g_{i+3} \vee g_{i+2}p_{i+3} \vee g_{i+1}p_{i+2}p_{i+3} \vee g_i p_{i+1}p_{i+2}p_{i+3}$$

$$p_{[i,i+3]} = p_i p_{i+1} p_{i+2} p_{i+3}$$




Combine G,P Signals




Multilevel Carry Look Ahead

$$T_{\text{lookahead-add}} = 4 \log 4k + 1 \text{ gate levels}$$



- 1 Gate for G,P Generation
- 2 Gates for CLA computation
- 2 Gates for Combining
- 1 Gate for Sum Calculation

(for each level)
(for each level)



وَمَا أَوْثَقُكُمْ مِنَ الْعِلْمِ إِلَّا قَلِيلًا

Ling Adder

Consider the carry recurrence and its unrolling by 4 steps:

$$\begin{aligned}c_i &= g_{i-1} \vee c_{i-1} t_{i-1} \\ &= g_{i-1} \vee g_{i-2} t_{i-1} \vee g_{i-3} t_{i-2} t_{i-1} \vee g_{i-4} t_{i-3} t_{i-2} t_{i-1} \vee c_{i-4} t_{i-4} t_{i-3} t_{i-2} t_{i-1}\end{aligned}$$

Ling's modification: Propagate $h_i = c_i \vee c_{i-1}$ instead of c_i

$$\begin{aligned}h_i &= g_{i-1} \vee h_{i-1} t_{i-2} \\ &= g_{i-1} \vee g_{i-2} \vee g_{i-3} t_{i-2} \vee g_{i-4} t_{i-3} t_{i-2} \vee h_{i-4} t_{i-4} t_{i-3} t_{i-2}\end{aligned}$$

CLA:	5 gates	max 5 inputs	19 gate inputs
Ling:	4 gates	max 5 inputs	14 gate inputs




The advantage of h_i over c_i is even greater with wired-OR:

CLA:	4 gates	max 5 inputs	14 gate inputs
Ling:	3 gates	max 4 inputs	9 gate inputs




Once h_i is known, however, the sum is obtained by a slightly more complex expression compared with $s_i = p_i \oplus c_i$

$$s_i = p_i \oplus h_i t_{i-1}$$

Carry Determination as Prefix Computation




Prefix-Based Carry Network



وَمَا أَوْثَقُكُمْ مِنَ الْعِلْمِ إِلَّا قَلِيلًا

Parallel Prefix Networks




Delay recurrence

$$D(k) = D(k/2) + 1 = \log_2 k$$

Cost recurrence

$$C(k) = 2C(k/2) + k/2 = (k/2) \log_2 k$$



Brent-Kung

Delay recurrence

$$D(k) = D(k/2) + 2 = 2 \log_2 k - 1 \quad (-2 \text{ really})$$

Cost recurrence

$$C(k) = C(k/2) + k - 1 = 2k - 2 - \log_2 k$$

وَمَا أَوْتَيْنَاهُ مِنَ الْعِلْمِ إِلَّا قَلِيلًا