



# Computer Arithmetic

Adders

Ahmed Abdelsalam

### Agenda

0 Overview

4 Variations of Fast Adders

1 Digital IC Design Flow

5 Multi-Operands Adders

- 2 Computer Arithmetic Intro
- Basic Adder and Carry Analysis



### **Training Overview**

#### Rules to be defined


- Online attendance is not allowed for this training; it is only conducted <u>face-to-face</u>.
- Assignments are very restricted, and it is not acceptable to miss them. Only a 12-hour extension from the deadline is allowed, and further extensions require a valid excuse.
- Honesty and transparency are essential; group solutions are not allowed.
- We have three out of four sessions in part one of the training before the first checkpoint, which may result in some participants being asked to leave (we hope this will not be necessary).
- Training certificates are based on your performance throughout the journey.



# 1- Digital IC Design Flow




# Digital Design Flow





### Digital Design Flow





# 2- Computer Arithmetic Intro



## **Binary System**

### **Binary**

64 32 16 8 4 2 1

**(123)** | 1 | 1 | 1 | 1 | 0 | 0


### **Decimal**

 1000
 100
 10
 1

 0
 1
 2
 3



### Number Representation





## 3- Basic Adder and Carry Analysis



## **Binary Addition**

### **Binary**

1 1 1 1 1

(21) 0 1 0 1 0 1

(-9) 1 1 0 1 1 1

**(12)** 0 0 0 1 1 0 0

#### **Decimal**

. 1

4 6 5 3

2 1 6 7

6 8 2 0



### **Dot-Notation**

### **Dot-Notation**

$$2^4$$
  $2^3$   $2^2$   $2^1$   $2^0$ 







### **Extended DN**

$$-2^4$$
  $2^3$   $2^2$   $2^1$   $2^0$ 







**-2**<sup>5</sup>











### **Extended Dot-Notation**

## Multiplication



X









## **Addition**













### One-Bit width Adder

### Half Adder

Α	В	C Out	Sum
0	0	0	0
1	0	0	1
0	1	0	1
1	1	1	0




			Bi	nary				
	1	1		1	1 (	1		
(21)		0	1	0	1	0	1	
(-9)		1	1	0	1	1	1	





### Full Adder

Α	В	С	C Out	Sum
0	0	0	0	0
1	0	0	0	1
0	1	0	0	1
1	1	0	1	0
0	0	1	0	1
1	0	1	1	0
0	1	1	1	0
1	1	1	1	1






# $\begin{array}{c|c} c & \overline{x} \\ \overline{y} \\ \hline c & \overline{y} \end{array}$

**Half Adder variants** 

### One-Bit width Adder




Full Adder (CMOS Suitable)



# $\begin{array}{c|c} c & \overline{x} \\ \overline{y} \\ \hline c & \overline{y} \end{array}$

**Half Adder variants** 


### One-Bit width Adder




Full Adder (CMOS Suitable)



### **Bit-Serial Adder**






$$T_{\text{bit-serial}} = n^* T_{FA}(c_{\text{in}} \rightarrow s)$$

$$Area_{bit-serial} = A_{FA} + (3n+1)*A_{FF}$$

$$Thruput_{pipeline} = 1/T_{FA}(c_{in} \rightarrow s)$$



## Carry Ripple Adder




$$T_{\text{ripple-add}} = T_{\text{FA}}(x, y \rightarrow c_{\text{out}}) + (k-2) \times T_{\text{FA}}(c_{\text{in}} \rightarrow c_{\text{out}}) + T_{\text{FA}}(c_{\text{in}} \rightarrow s)$$

$$Area_{bit-serial} = n * A_{FA}$$




## **Exceptions and Saturating Adder**





## Carry Length





### Carry Length Expectation

Given binary numbers with random bits, for each position i we have

Probability of carry generation = ½ (both 1s)

Probability of carry annihilation = 1/4 (both 0s)

Probability of carry propagation = ½ (different)

Probability that carry generated at position i propagates through position j-1 and stops at position i (i > i)

$$2^{-(j-1-i)} \times 1/2 = 2^{-(j-i)}$$

Expected length of the carry chain that starts at position i

$$2-2^{-(k-i-1)}$$

Average length of the longest carry chain in k-bit addition is strictly less than  $\log_2 k$ ; it is  $\log_2 (1.25k)$  per experimental results


Analogy: Expected number when rolling one die is 3.5; if one rolls many dice, the expected value of the largest number shown grows



### **4- Variations of Fast Adders**




### Carry Network the Key





### Revisit carry Ripple Adders

The carry recurrence:  $c_{i+1} = g_i \vee p_i c_i$ 



2K gates



## **Unrolling Carry**

$$c_{i} = g_{i-1} \lor c_{i-1}p_{i-1}$$

$$= g_{i-1} \lor (g_{i-2} \lor c_{i-2}p_{i-2})p_{i-1}$$

$$= g_{i-1} \lor g_{i-2}p_{i-1} \lor c_{i-2}p_{i-2}p_{i-1}$$

$$= g_{i-1} \lor g_{i-2}p_{i-1} \lor g_{i-3}p_{i-2}p_{i-1} \lor c_{i-3}p_{i-3}p_{i-2}p_{i-1}$$

$$= g_{i-1} \lor g_{i-2}p_{i-1} \lor g_{i-3}p_{i-2}p_{i-1} \lor g_{i-4}p_{i-3}p_{i-2}p_{i-1} \lor c_{i-4}p_{i-4}p_{i-3}p_{i-2}p_{i-1}$$

$$= g_{i-1} \lor g_{i-2}p_{i-1} \lor g_{i-3}p_{i-2}p_{i-1} \lor g_{i-4}p_{i-3}p_{i-2}p_{i-1} \lor c_{i-4}p_{i-4}p_{i-3}p_{i-2}p_{i-1}$$

$$= g_{i-1} \lor g_{i-2}p_{i-1} \lor g_{i-3}p_{i-2}p_{i-1} \lor g_{i-4}p_{i-3}p_{i-2}p_{i-1} \lor c_{i-4}p_{i-4}p_{i-3}p_{i-2}p_{i-1}$$

Full carry lookahead is quite practical for a 4-bit adder


$$c_{1} = g_{0} \lor c_{0}p_{0}$$

$$c_{2} = g_{1} \lor g_{0}p_{1} \lor c_{0}p_{0}p_{1}$$

$$c_{3} = g_{2} \lor g_{1}p_{2} \lor g_{0}p_{1}p_{2} \lor c_{0}p_{0}p_{1}p_{2}$$

$$c_{4} = g_{3} \lor g_{2}p_{3} \lor g_{1}p_{2}p_{3} \lor g_{0}p_{1}p_{2}p_{3}$$

$$\lor c_{0}p_{0}p_{1}p_{2}p_{3}$$




### Carry-Lookahead Adder

### Block generate and propagate signals


$$g_{[i,i+3]} = g_{i+3} \vee g_{i+2}p_{i+3} \vee g_{i+1}p_{i+2}p_{i+3} \vee g_i p_{i+1}p_{i+2}p_{i+3}$$

$$p_{[i,i+3]} = p_i p_{i+1} p_{i+2} p_{i+3}$$






## Combine G,P Signals





### Multilevel Carry Look Ahead





2 Gates for Combining

1 Gate for Sum Calculation

### Ling Adder

Consider the carry recurrence and its unrolling by 4 steps:

$$c_{i} = g_{i-1} \lor c_{i-1}t_{i-1}$$

$$= g_{i-1} \lor g_{i-2}t_{i-1} \lor g_{i-3}t_{i-2}t_{i-1} \lor g_{i-4}t_{i-3}t_{i-2}t_{i-1} \lor c_{i-4}t_{i-4}t_{i-3}t_{i-2}t_{i-1}$$

Ling's modification: Propagate  $h_i = c_i \vee c_{i-1}$  instead of  $c_i$ 

$$h_{i} = g_{i-1} \vee h_{i-1} t_{i-2} = g_{i-1} \vee g_{i-2} \vee g_{i-3} t_{i-2} \vee g_{i-4} t_{i-3} t_{i-2} \vee h_{i-4} t_{i-4} t_{i-3} t_{i-2}$$

CLA: 5 gates max 5 inputs 19 gate inputs Ling: 4 gates max 5 inputs 14 gate inputs

The advantage of  $h_i$  over  $c_i$  is even greater with wired-OR:


CLA: 4 gates max 5 inputs 14 gate inputs Ling: 3 gates max 4 inputs 9 gate inputs


Once  $h_i$  is known, however, the sum is obtained by a slightly more complex expression compared with  $s_i = p_i \oplus c_i$ 

$$s_i = p_i \oplus h_i t_{i-1}$$




## Carry Determination as Prefix Computation








## Prefix-Based Carry Network







Delay recurrence


$$D(k) = D(k/2) + 1 = \log_2 k$$

Cost recurrence

$$C(k) = 2C(k/2) + k/2 = (k/2) \log_2 k$$



### Parallel Prefix Networks



Delay recurrence

$$D(k) = D(k/2) + 2 = 2 \log_2 k - 1$$
 (-2 really)

Cost recurrence

$$C(k) = C(k/2) + k - 1 = 2k - 2 - \log_2 k$$