# Lecture 4: Tomasulo Algorithm and Dynamic Branch Prediction

Professor David A. Patterson
Computer Science 252
Fall 1996

#### **Review: Summary**

- Instruction Level Parallelism (ILP) in SW or HW
- Loop level parallelism is easiest to see
- SW parallelism dependencies defined for program, hazards if HW cannot resolve
- SW dependencies/compiler sophistication determine if compiler can unroll loops
  - Memory dependencies hardest to determine
- HW exploiting ILP
  - Works when can't know dependence at run time
  - Code for one machine runs well on another
- Key idea of Scoreboard: Allow instructions behind stall to proceed (Decode => Issue instr & read operands)
  - Enables out-of-order execution => out-of-order completion
  - ID stage checked both for structural & data dependencies

#### Review: Three Parts of the Scoreboard

- 1. Instruction status—which of 4 steps the instruction is in
- 2. Functional unit status—Indicates the state of the functional unit (FU). 9 fields for each functional unit

**Busy—Indicates whether the unit is busy or not** 

Op—Operation to perform in the unit (e.g., + or −)

Fi—Destination register


Fj, Fk—Source-register numbers

Qj, Qk—Functional units producing source registers Fj, Fk

Rj, Rk—Flags indicating when Fj, Fk are ready

3. Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

DAP.F96 3



Issue MULT? No, stall on structural hazard

Instruction status	Read	Execut	i Writ	e				
Instruction <i>j k</i>	Issue operar	ic comple	e Resu	<u>l</u> lt				
LD F6 34+ R2	1 2	3	4					
LD F2 45+ R3	5 6	7	8					
MULT FO F2 F4	6 9							
SUBD F8 F6 F2	7 9							
DIVD F10 F0 F6	8							
ADDDF6 F8 F2								
Functional unit status	<u></u>	dest	S1	<i>S2</i>	FU for	FU for I	k Fj?	Fk?
Time Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No							
10 Mult1	Yes Mult	FO	F2	F4			Yes	Yes
Mult2	No							
2 Add	Yes Sub	F8	F6	F2			Yes	Yes
Divide	Yes Div	F10	FO	F6	Mult1		No	Yes
Register result statu	IS .							_
Clock	FO F2	F4	F6	F8	F10	F12		F30
9 FU	Mult1			Add	Divide			<del>.</del>

Read operands for MULT & SUBD? Issue ADDD? DAP.F96 5

Instruction	stati	us_		Read	Execut	i Writ	e				
Instruction	ר <i>j</i>	K	Issue	operar	nc comple	e: Resu	<u>ı</u>  t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
<b>MULT FO</b>	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	FO	F6	8								
ADDD F6	F8	F2	13	14	16						
<b>Functional</b>	unit s	status	<u> </u>		dest	S1	<i>S2</i>	FU for	FU for I	kFj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
2	2 Mult	1	Yes	Mult	FO	F2	F4			Yes	Yes
	Mult	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	le	Yes	Div	F10	FO	F6	Mult1		No	Yes
Register re	esult	statu	<u>IS</u>								_
Clock			FO	F2	F4	F6	F8	F10	F12	•••	F30
17			Mult1			Add		Divide			

Write result of ADDD? No, WAR hazard

```
Instruction status
                          Read
                                  Executi Write
Instruction j
                    Issue operanc comple: Result
                k
          34+ R2
I D
     F6
                                     3
                             2
                                           4
     F2
          45 + R3
I D
                             9
                                          20
               F4
                                    19
MUI T FO
          F2
                      6
          F6
               F2
                             9
                                          12
SUBD F8
                                    11
DIVD F10 F0
               F6
                      8
                             21
                                    61
                                          62
ADDD F6
          F8
               F2
                      13
                             14
                                          22
                                  dest
                                         S1
                                                   FU for FU for kFi?
                                                                         Fk?
Functional unit status
                                              S2
     Time Name
                                  Fi
                                                                         Rk
                     Busy Op
                                         Fϳ
                                              Fk
                                                    Qi
                                                           Qk
                                                                  Rί
                    No
          Integer
          Mult 1
                    No
          Mult2
                    No
          Add
                    No
        O Divide
                    No
Register result status
                           F2
                                  F4
                                                                         F30
Clock
                     FO
                                         F6 F8 F10 F12
  62
               FU
```

In-order issue; out-of-order execute & commit


#### **Review: Scoreboard Summary**

- Speedup 1.7 from compiler; 2.5 by hand BUT slow memory (no cache)
- Limitations of 6600 scoreboard
  - No forwarding (First write regsiter then read it)
  - Limited to instructions in basic block (small window)
  - Number of functional units(structural hazards)
  - Wait for WAR hazards
  - Prevent WAW hazards

# Another Dynamic Algorithm: Tomasulo Algorithm

- For IBM 360/91 about 3 years after CDC 6600 (1966)
- Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
  - IBM has only 2 register specifiers/instr vs. 3 in CDC 6600
  - IBM has 4 FP registers vs. 8 in CDC 6600
- Differences between Tomasulo Algorithm & Scoreboard
  - Control & buffers distributed with Function Units vs. centralized in scoreboard; called "reservation stations"
  - Registers in instructions replaced by pointers to reservation station buffer
  - HW renaming of registers to avoid WAR, WAW hazards
  - Common Data Bus broadcasts results to all FUs
  - Load and Stores treated as FUs as well
- Why Study? It lead to Pentium Pro, PowerPC 604, ... DAP.F96 9

#### **Tomasulo Organization**



#### **Reservation Station Components**

```
Op—Operation to perform in the unit (e.g., + or –)
```

Qj, Qk—Reservation stations producing source registers (value to be written)

Vj, Vk—Value of Source operands

Rj, Rk—Flags indicating when Vj, Vk are ready

**Busy**—Indicates reservation station and FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

#### Three Stages of Tomasulo Algorithm

#### 1. Issue—get instruction from FP Op Queue

If reservation station free (no structural hazard), the scoreboard issues instr & sends operands (renames registers).

#### 2. Execution—operate on operands (EX)

When both operands ready then execute; if not ready, watch CDB for result

#### 3. Write result—finish execution (WB)


Write on Common Data Bus to all awaiting units; mark reservation station available

Normal bus: data + destination
 Common Data Bus: data + source:
 Normal = "Go To" bus; CDB = "Come From" bus

Instru	iction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2					Load1	No			
LD	F2	45+	R3					Load2	No			
MULT	FO	F2	F4					Load3	No			
SUBD	F8	F6	F2									
DIVD	F10	FO	F6									
ADDD	) F6	F8	F2									
Reser	vation	n Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	<i>(</i> Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	0	Mult1	No									
	0	Mult2	No									
Regis	ter re	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
0			FU									

#### **CS 252 Administrivia**

- Reading Assignments for Lectures 3 to 6
  - Computer Architecture: A Quantitative Approach, Second Edition (1996)
  - Chapter 4, Appendix B
- Exercises for Lectures 3 to 6
  - 4.14, all parts (a k)
  - 4.25, table of pros and cons + short essay
  - B.3, all parts (a g)
  - B.15, table of pros and cons + short essay
  - Due Monday September 16 at 5PM homework box in 283 Soda (building is locked at 6:45 PM)
  - Done in pairs, but both need to understand whole assignment
  - Study groups encouraged, but pairs do own work



Instruction sta	<u>itus</u>		Execution	Write					
Instruction	j k	Issue	complete	Result			Busy	Address	
LD F6 34	l+ R2	1				Load1	Yes	34+R2	
LD F2 45	5+ R3	2				Load2	Yes	45+R3	
MULT FO F2	F4					Load3	No		
SUBD F8 F6	F2								
DIVD F10 FC	) F6								
ADDD F6 F8	F2								
Reservation St	ations		S1	<i>S2</i>	RS for j	RS for	k		
Time Na	ame <u>Bus</u>	у Ор	Vj	Vk	Qj	Qk	_		
0 Ac	dd1 No								
0 Ac	dd2 No								
Ac	oN Ebb								
О Ми	ult1 No								
O Mu	ult2 <u>No</u>								
Register resul	t status								
Clock		FO	F2	F4	F6	F8	F10	F12	F30
2	FU		Load2		Load1				

Instruction status	_		Execution	Write					
Instruction <i>j</i>	K	Issue	complete	Result			Busy	Address	
LD F6 34+	R2	1	3			Load1	Yes	34+R2	
LD F2 45+	R3	2				Load2	Yes	45+R3	
MULT FO F2	F4	3				Load3	No		
SUBD F8 F6	F2								
DIVD F10 F0	F6								
ADDD F6 F8	F2								
Reservation Station	<u>ns</u>		S1	<i>S2</i>	RS for j	RS for	k		
Time Name	Busy	у Ор	Vj	Vk	Qj	Qk	_		
O Add1	No								
O Add2	No								
Add3	No								
O Mult1	Yes	MULTE	)	R(F4)	Load2				
0 Mult2	No								
Register result st	<u>atus</u>								
Clock		FO	F2	F4	F6	F8	F10	F12	F30
3	FU	Mult1	Load2		Load1				

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4			Load2	Yes	45+R3		
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	FO	F6									
ADDD	)F6	F8	F2									
Reser	vation	Statio	ns		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)			Load2				
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTD		R(F4)	Load2					
	0	Mult2	No									
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
4			FU	Mult1	Load2		M(34+R2)	Add1				

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
<b>SUBD</b>	F8	F6	F2	4								
DIVD	F10	FO	F6	5								
ADDD	) F6	F8	F2									
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	<sup>,</sup> Ор	Vj	Vk	Qj	Qk				
	2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	No									
		Add3	No									
	10	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
5			FU	Mult1	M(45+R3)		M(34+R2)	Add1	Mult2			_

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	FO	F6	5								
ADDD	)F6	F8	F2	6								
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	9	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
6			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

Issue MULT vs. scoreboard?

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
<b>SUBD</b>	F8	F6	F2	4	7							
DIVD	F10	FO	F6	5								
ADDD	)F6	F8	F2	6								
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	8	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
7			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			_

Instru	ction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6								
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	2	Add2	Yes	ADDD	M()-M()	M(45+R3)						
	0	Add3	No									
	7	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
8			FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			_

Instru	ction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6								
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	1	Add2	Yes	ADDD	M()-M()	M(45+R3)						
	0	Add3	No									
	6	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	k			FO	F2	F4	F6	F8	F10	F12		F30
9			FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			_

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	)F6	F8	F2	6	10							
Reser	vation	Statio	ns		<i>S</i> 1	<i>S2</i>	RS for j	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	Yes	ADDD	M()-M()	M(45+R3)						
	0	Add3	No									
	5	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
10			FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	)F6	F8	F2	6	10	11						
Reser	Reservation Station		<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	1	Add2	No									
	0	Add3	No									
	4	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
11			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Write result of ADDD vs. scoreboard?

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	6	7						
DIVD	F10	FO	F6	5								
ADDD	) F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	3	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
12			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	)F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	2	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
13			FU	Mult1	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instru	Instruction status Instruction				Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	1	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
14			FU	Mult1	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instru	ction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3	15			Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
15			FU	Mult1	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instru	ıction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	) F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	40	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
16			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	Mult2			_

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	)F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	<sup>,</sup> Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	1	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
55			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instru	iction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5	56							
ADDD	)F6	F8	F2	6	10	11						
Reser	vation	Statio	<u>ns</u>		<i>S</i> 1	<i>S2</i>	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regis	ter res	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
56			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	Mult2			

Instru	ıction	status			Execution	Write						
Instru	iction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	FO	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5	56	57						
ADDD	) F6	F8	F2	6	10	11						
Reser	vation	Statio	ns		S1	<i>S2</i>	RS for j	RS for I	k			
	Time	Name	Busy	<sup>,</sup> Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	No									
Regis	ter re	sult sta	tus									
Cloc	ck			FO	F2	F4	F6	F8	F10	F12		F30
57			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M()	M*F4/	M		

#### Compare to Scoreboard Cycle 62

```
Instruction status
                           Read
                                  Executi Write
Instruction j
                    Issue operanc comple: Result
                k
          34 + R2
I D
     F6
                              2
                                     3
                                           4
     F2
          45 + R3
I D
                             9
                                          20
          F2
               F4
                                    19
MUI T FO
                       6
          F6
               F2
                             9
                                          12
SUBD F8
                                    11
DIVD F10 F0
               F6
                       8
                             21
                                    61
                                          62
ADDD F6
          F8
               F2
                      13
                             14
                                          22
                                  dest
                                          S1
                                                    FU for FU for kFi?
                                                                         Fk?
Functional unit status
                                               S2
     Time Name
                                  Fi
                                                                         Rk
                     Busy Op
                                         Fϳ
                                              Fk
                                                    Qi
                                                           Qk
                                                                  Rί
                    No
          Integer
          Mult 1
                    No
          Mult2
                    No
          Add
                    No
        O Divide
                    No
Register result status
                           F2
                                  F4
                                                                         F30
Clock
                     FO
                                         F6 F8 F10 F12
  62
               FU
```

In-order issue; out-of-order execute & commit

#### **Tomasulo Loop Example**

```
Loop: LD
              F0
                        R1
     MULTD
              F4
                        F2
                   F0
    SD
              F4
                   0
                        R1
     SUBI
              R1
                   R1
                        #8
     BNEZ
              R1
                   Loop
```

- Multiply takes 4 clocks
- Assume loads talke 8 clocks (cache miss)

# **Loop Example Cycle 0**

Instruction	status	_			Execu	tioı Write					
Instruction	j	k	iteration	Issue	compl	etε Result	_	Busy	Add	<u>r</u> ess	
LD FO	0	R1	1				Load1	No			
MULT F4	FO	F2	1				Load2	No			
SD F4	0	R1	1				Load3	No		Qi	
LD FO	O	R1	2				Store1	No			
MULT F4	FO	F2	2				Store2	No			
SD F4	0	R1	2				Store3	No			
Reservation	Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k			
Time	Name	Busy	/ Op	Vj	Vk	Qj	Qk	Code:	•		
0	Add1	No						LD	FO	0	R1
0	Add2	No						MULT	F4	FO	F2
0	Add3	No						SD	F4	0	R1
0	Mult1	No						SUBI	R1	R1	#8
0	Mult2	No						BNEZ	R1	Loo	р
Register re	sult st	<u>atus</u>									
Clock	R1		FO	F2	F4	F6	F8	F10	F1.	<i>2</i>	F30
0	80	Qi									

#### 5 minute Class Break

#### Lecture Format:

1 minute: review last time & motivate this lecture

20 minute lecture

- 3 minutes: discuss class manangement

– 25 minutes: lecture

– 5 minutes: break

- 25 minutes: lecture

1 minute: summary of today's important topics

Instruct	ion sta	atus	_			Ехеси	ıtioı Write					
Instruct	ion	j	k	iteration	Issue	comp	lete Result		Busy	Addı	ess	
LD FO	)	0	R1	1	1			Load1	Yes	80		
MULT F	1	FO	F2	1				Load2	No			
SD F4	1	0	R1	1				Load3	No		Qi	
LD FO	)	0	R1	2				Store1	No			
MULT F	1	FO	F2	2				Store2	No			
SD F4	1	0	R1	2				Store3	No			
Reserva	tion S	tatic	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
Ti	ime Na	me	Bus	y Op	Vj	Vk	Qj	Qk	Code:	•		
	O Ad	d1	No						LD	FO	0	R1
	O Ad	d2	No						MULT	F4	FO	F2
	O Ad	d3	No						SD	F4	0	R1
	Ο Μι	ılt1	No						SUBI	R1	R1	#8
	Ο Μι	ılt2	No						BNEZ	R1	Loo	p
Registe	r resul	t sta	<u>atus</u>									
Clock	F	R1		FO	F2	F4	F6	F8	F10	F12	· · · ·	F30
1	8	30	Qi	Load1								

Instruction :	status	_			Execution	oı Write					
Instruction	j	k	iteration	Issue	comple	te Result	_	Busy	Addı	ess	
LD FO	O	R1	1	1			Load1	Yes	80		
MULT F4	FO	F2	1	2			Load2	No			
SD F4	0	R1	1				Load3	No		Qi	
LD FO	O	R1	2				Store1	No			
MULT F4	FO	F2	2				Store2	No			
SD F4	O	R1	2				Store3	No			
Reservation	Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k			
Time i	Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:			
0 /	Add1	No						LD	FO	0	R1
0 /	Add2	No						MULT	F4	FO	F2
0 /	Add3	No						SD	F4	0	R1
1 0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
1 0	Mult2	No						BNEZ	R1	Loo	)
Register res	sult sta	<u>atus</u>									
Clock	R1		FO	F2	F4	F6	F8	F10	F12	· · · ·	F30
2	80	Qi	Load1		Mult1						

Instruction	status	_			Executi	o Write					
Instruction	j	k	iteration	Issue	comple	te Result	_	Busy	Addr	ess	
LD FO	0	R1	1	1			Load1	Yes	80		
MULT F4	FO	F2	1	2			Load2	No			
SD F4	0	R1	1	3			Load3	No		Qi	
LD FO	0	R1	2				Store1	Yes	80	Mult	:1
MULT F4	FO	F2	2				Store2	No			
SD F4	0	R1	2				Store3	No			
Reservation	n Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k			_
Time	Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:			
0	Add1	No						LD	FO	0	R1
0	Add2	No						MULT	F4	FO	F2
0	Add3	No						SD	F4	0	R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
0	Mult2	No						BNEZ	R1	Loop	)
Register re	sult st	<u>atus</u>									
Clock	R1		FO	F2	F4	F6	F8	F10	F12	· · · ·	F30
3	80	Qi	Load1		Mult1						

Instruction	status	_			Executi	oı Write					
Instruction	j	k	iteration	Issue	comple	te Result	_	Busy	Addı	ess	
LD FO	O	R1	1	1			Load1	Yes	80		
MULT F4	FO	F2	1	2			Load2	No			
SD F4	0	R1	1	3			Load3	No		Qi	
LD FO	O	R1	2				Store1	Yes	80	Mult	:1
MULT F4	FO	F2	2				Store2	No			
SD F4	0	R1	2				Store3	No			
Reservation	Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k			
Time	Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:	•		
0 .	Add1	No						LD	FO	0	R1
0 .	Add2	No						MULT	F4	FO	F2
0 .	Add3	No						SD	F4	0	R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
0	Mult2	No						BNEZ	R1	Loop	)
Register res	sult sta	<u>atus</u>									
Clock	R1		FO	F2	F4	F6	F8	F10	F12	· · · ·	F30
4	72	Qi	Load1		Mult1				_		

Instruction	n status	_			Executi	oı Write				
Instruction	n <i>j</i>	k	iteration	Issue	comple	te Result	_	Busy	Addr	ess
LD FO	0	R1	1	1			Load1	Yes	80	
MULT F4	FO	F2	1	2			Load2	No		
SD F4	0	R1	1	3			Load3	No		Qi
LD FO	0	R1	2				Store1	Yes	80	Mult1
MULT F4	FO	F2	2				Store2	No		
SD F4	0	R1	2				Store3	No		
Reservation	n Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k		
Time	e Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:		
C	Add1	No						LD	FO	OR1
C	Add2	No						MULT	F4	FO F2
C	Add3	No						SD	F4	OR1
C	) Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1 #8
C	) Mult2	No						BNEZ	R1	Loop
Register r	esult st	<u>atus</u>								
Clock	R1		FO	F2	F4	F6	F8	F10	F12	F30
5	72	Qi	Load1		Mult1					

Instru	ıction	status				Execution	Write					
Instru	ıction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1			Load1	Yes	80		
MULT	F4	FO	F2	1	2			Load2	Yes	72		
SD	F4	0	R1	1	3			Load3	No		Qi	
LD	FO	0	R1	2	6			Store1	Yes	80	Mul <sup>-</sup>	t1
MULT	F4	FO	F2	2				Store2	No			
SD	F4	0	R1	2				Store3	No			
Reser	Reservation Stations			S1	<i>S2</i>	RS for	RS for I	k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	р
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
6		72	Qi	Load2		Mult1						

Instru	ıction	status	_			Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1			Load1	Yes	80		
MULT	F4	FO	F2	1	2			Load2	Yes	72		
SD	F4	0	R1	1	3			Load3	No		Qi	
LD	FO	0	R1	2	6			Store1	Yes	80	Mul	t1
MULT	F4	FO	F2	2	7			Store2	No			
SD	F4	0	R1	2				Store3	No			
Reser	Reservation Stations		<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
	0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loo	O
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
7		72	Qi	Load2		Mult2						

Instruction	n status	_			Execution	oı Write				
Instruction	n <i>j</i>	k	iteration	Issue	comple	te Result		Busy	Addı	ess
LD FO	0	R1	1	1			Load1	Yes	80	
MULT F4	FO	F2	1	2			Load2	Yes	72	
SD F4	0	R1	1	3			Load3	No		Qi
LD FO	0	R1	2	6			Store1	Yes	80	Mult1
MULT F4	FO	F2	2	7			Store2	Yes	72	Mult2
SD F4	0	R1	2	8			Store3	No		
Reservation	n Statio	<u>ns</u>		S1	<i>S2</i>	RS for	RS for	k		_
Time	e Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:		
C	Add1	No						LD	FO	OR1
C	Add2	No						MULT	F4	FO F2
C	Add3	No						SD	F4	OR1
C	) Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1 #8
C	) Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop
Register r	esult st	<u>atus</u>								
Clock	R1		FO	F2	F4	F6	F8	F10	F12	F30
8	72	Qi	Load2		Mult2					

Instruction	status	_			Executi	oı Write					
Instruction	j	k	iteration	Issue	comple	te Result	_	Busy	Addı	ess	
LD FO	0	R1	1	1	9		Load1	Yes	80		
MULT F4	FO	F2	1	2			Load2	Yes	72		
SD F4	0	R1	1	3			Load3	No		Qi	
LD FO	0	R1	2	6			Store1	Yes	80	Mult1	1
MULT F4	FO	F2	2	7			Store2	Yes	72	Mult2	2
SD F4	0	R1	2	8			Store3	No			
Reservation	Statio	<u>ons</u>		S1	<i>S2</i>	RS for	RS for	k			
Time	Name	Busy	y Op	Vj	Vk	Qj	Qk	Code:			
0 .	Add1	No						LD	FO	O F	R1
0 .	Add2	No						MULT	F4	FO F	2
0 .	Add3	No						SD	F4	O F	R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1 #	<sup>‡</sup> 8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop	
Register res	sult sta	<u>atus</u>									
Clock	R1		FO	F2	F4	F6	F8	F10	F12	i I	F30
9	64	Qi	Load2		Mult2						

Instruction	status	_			Execution	o Write				
Instruction	j	k	iteration	Issue	complet	€ Result	_	Busy	Addı	ess
LD FO	0	R1	1	1	9	10	Load1	No		
MULT F4	FO	F2	1	2			Load2	Yes	72	
SD F4	0	R1	1	3			Load3	No		Qi
LD FO	0	R1	2	6	10		Store1	Yes	80	Mult1
MULT F4	FO	F2	2	7			Store2	Yes	72	Mult2
SD F4	0	R1	2	8			Store3	No		
Reservation	Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for	k		
Time	Name	Busy	у Ор	Vj	Vk	Qj	Qk	Code:		
0	Add1	No						LD	FO	O R1
0	Add2	No						MULT	F4	FO F2
0	Add3	No						SD	F4	O R1
4	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1 #8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop
Register res	sult sta	<u>atus</u>								
Clock	R1		FO	F2	F4	F6	F8	F10	F12	F30
10	64	Qi	Load2		Mult2					

Instru	ıction	status				Execution	Write					
Instru	ıction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	FO	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reser	Reservation Stations		<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	3	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	4	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	p
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
11		64	Qi	Load3		Mult2						

Instru	ction	status	_			Execution	Write					
Instru	iction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	FO	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reservation Stations		<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	2	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	3	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	O
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
12		64	Qi	Load3		Mult2			_		_	

Instru	ıction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	Mul <sup>-</sup>	t1
MULT	F4	FO	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	1	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	2	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	р
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12		F30
13		64	Qi	Load3		Mult2						

Instru	ıction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14		Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	FO	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	1	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	O
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
14		64	Qi	Load3		Mult2						

Instru	ıction	status	_			Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(
MULT	F4	FO	F2	2	7	15		Store2	Yes	72	Mul	12
SD	F4	0	R1	2	8			Store3	No			
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	No						SUBI	R1	R1	#8
	0	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	<b>O</b>
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
15		64	Qi	Load3	_	Mult2			-			

Instru	ıction	status	_			Execution	Write					
Instru	ıction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	M(8	80)*R(
MULT	F4	FO	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(
SD	F4	0	R1	2	8			Store3	No			
Reser	vation	า Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	р
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12		F30
16		64	Qi	Load3		Mult1						

Instru	uction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(
MULT	F4	FO	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(
SD	F4	0	R1	2	8			Store3	Yes	64	Mul	t1
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	<			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
		, , , , , ,	140						30	14	U	1 1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	
	_	Mult1		MULTD		R(F2)	Load3			R1		#8
Regis	0	Mult1	Yes No	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
Regis Cloc	0 ter re	Mult1 Mult2	Yes No	MULTD FO	F2	R(F2)  F4	Load3 F6	F8	SUBI BNEZ	R1 R1	R1 Loo	#8

Instru	ıction	status	_			Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18		Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(
MULT	F4	FO	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(
SD	F4	0	R1	2	8			Store3	Yes	64	Mul	t1
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	0
			_									
Regis	ter re	sult sta	<u>atus</u>									
Regis Cloc		sult sta	atus	FO	F2	F4	F6	F8	F10	F12		F30

Instru	uction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	No			
MULT	F4	FO	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(
SD	F4	0	R1	2	8			Store3	Yes	64	Mul	t1
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	O
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
19		56	Qi	Load3		Mult1						

Instru	ıction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	No			
MULT	F4	FO	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(
SD	F4	0	R1	2	8	20		Store3	Yes	64	Mul	t1
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	р
Regis	ter re	sult sta	<u>atus</u>									
Cloc	ck	R1		FO	F2	F4	F6	F8	F10	F12	•••	F30
20		56	Qi	Load3		Mult1						

Instru	ıction	status				Execution	Write					
Instru	uction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	FO	0	R1	1	1	9	10	Load1	No			
MULT	F4	FO	F2	1	2	14	15	Load2	No			
SD	F4	O	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	FO	0	R1	2	6	10	11	Store1	No			
MULT	F4	FO	F2	2	7	15	16	Store2	No			
SD	F4	0	R1	2	8	20	21	Store3	Yes	64	Mul	t1
Reser	vation	n Static	<u>ns</u>		S1	<i>S2</i>	RS for	RS for I	<			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	FO	0	R1
	0	Add2	No						MULT	F4	FO	F2
	О	Add3	No						SD	F4	0	R1
									30	1 7		
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	_			MULTD		R(F2)	Load3			R1		
Regis	0		Yes No	MULTD		R(F2)	Load3		SUBI	R1	R1	
Regis Cloc	0 ter re	Mult2	Yes No	MULTD FO	F2	R(F2)  F4	Load3 F6	F8	SUBI BNEZ	R1 R1	R1 Loo	

#### **Tomasulo Summary**

- Prevents Register as bottleneck
- Avoids WAR, WAW hazards of Scoreboard
- Allows loop unrolling in HW
- Not limited to basic blocks (provided branch prediction)
- Lasting Contributions
  - Dynamic scheduling
  - Register renaming
  - Load/store disambiguation
- 360/91 descendants are PowerPC 604, 620;
   MIPS R10000; HP-PA 8000; Intel Pentium Pro