



# NAS782x EVK Board

Doc No: SD\_K149H09





Overall Revision:	1.0	1.1	1.2
Sheet Number   Rev'n			
2	1.0	1.0	1.0
3	1.0	1.0	1.0
4	1.0	1.0	1.0
5	1.0	1.0	1.0
6	1.0	1.0	1.0
7	1.0	1.0	1.0
8	1.0	1.1	1.2
9	1.0	1.1	1.1
10	1.0	1.0	1.0
11	1.0	1.0	1.0
12	1.0	1.0	1.0














The DQ[15:0], PDQS0, NDQS0, PDQS1, NDQS1, DM0 & DM1 signals have ODT (DM0 & DM1 will only have ODT at the DDR2 IC)




Care needs to be taken with the routing of the VREF track, decoupling caps should be placed near each of the VREF inputs to minimise noise. A thick track should also be used for the VREF net.








Care needs to be taken with the routing of the VREF track, decoupling caps should be placed near each of the VREF inputs to minimise noise. A thick track should also be used for the VREF net.









RB2 & CP2 & VSP2 are only used when there are 2 dies in one package - unlikely to be used with 820. Only included just in case, highly likely that the NAND fitted will be single die.



