




























Reference/supply capacitance and rail qualification: see page4/6 and report

Feedback senses VCM/VEXC after 1k isolation; macro stability HOLD

R2 REVIEW ONLY: 4x4 / 8 leads; VCM2.5V, VEXC2.25V, E0.25V, Rf4.99k

R2 REVIEW ONLY - Power_Reference - 1/6

































Eight sensor leads only; no mounted16 sensor resistors; clamps do not establish whole-board fault PASS

SEL = MCU_ROW AND HW_ENABLE; HW_ENABLE = PGOOD AND MCU_ENABLE

Rs1k / Rb4.99k / Ch100pF candidate; ideal 300us screening PASS

R2 REVIEW ONLY - Rows_8lead_Interface - 2/6






















COL -> 10k -> OPA minus; internal input-clamp current bounded, fault/thermal and macro loop HOLD

OPA output -> 1k -> TIA tap; all ADC/filter/feedback takeoffs after isolation

Four continuous TIAs; Rf4.99k || Cf2.2nF from isolated TIA tap to COL






















R2 REVIEW ONLY - Continuous_Column_TIAs - 3/6



Effective capacitance and placement must meet datasheet: REFERENCE_CAPACITANCE_HOLD

AVDD pins9/30 each44uF+2.2uF nominal; DVDD pin34 44uF nominal

Internal4.096V ADC reference; REFIO and REFCAP independently bulk bypassed



Offline SPI: 0-5.12V range0x06, tagged48clk frames, 40kSPS / hardware timing HOLD

External SWD/UART/sense lines all4.99k current limited, clamps and rail sink

GPIO PB1 pin16 = MCU_ENABLE; PGGOOD resets MCU; Schmitt reshapes hardware gate edge

R2 REVIEW ONLY - MCU_Protected_Interfaces - 5/6

