

Survey of Several Recent Full Adder Designs

Jun Huang

Gina Cody School of Engineering and Computer Science

Concordia University

Email: youyinnn@foxmail.com

Abstract—This paper presents three hybrid full adder designs respectively proposed from 2021, 2020, and 2019. Those designs are involved in techniques such as XOR-XNOR gate, CMOS, Gate Diffusion Input(GDI), Transmission Gate(TG), and multi-threshold-voltage(MTV). For every design, detail of the FA circuit, the goal of the designers, performance simulation results performed by the designers are presented. After comparing three designs in terms of power consumption, propagation delay, and transistor count or area overhead, an XOR-XNOR-based hybrid FA is promising and applicable in future development.

Index Terms—Full Adder, 1-bit Adder, Hybrid, XOR-XNOR, CMOS, MVT, GDI, ULV.

I. INTRODUCTION

Addition operation plays an important role in very-large-scale integration(VLSI) since it is most common and frequently used in arithmetic operations. With the development of modern technology, more and more techniques and design have emerged, to pursue a goal of making the chips less performance delay, less silicon area overhead, and less power consumption. As is discovered that hybrid logic full design has many merits than the single logic design, nowadays circuit designers are more interested in hybrid logic.

Recently in 2021, a 22T XOR-XNOR-based hybrid full adder design [1] was proposed which uses an XOR-XNOR module combined with the sum-generation module which uses TG technique and the carry-generation module which uses CCMOS technique.

Back in 2020, an 18T hybrid full adder design [2] came out. This design is also a three modules cell based on an XOR-XNOR circuit. With this fundamental circuit, two 4T circuits, which use the GDI technique and TG technique respectively, are driven to generate sum and carry.

Further move backward to 2019, a 14T MVT-GDI-based hybrid full adder design was proposed [3]. This 5 modules FA cell adopts GDI logic and MTV transistor logic and also swing restoring gate.

This paper presents all three FA designs in a fixed order from module design detail to the purpose of FAs designers, and FAs performance simulation results performed by the designers.

In section II, the 22T XOR-XNOR-based hybrid FA is discussed as FA-1. Then in section III, the 18T hybrid FA is discussed as FA-2. Section IV, the 14T MVT-GDI-based hybrid FA is discussed as FA-3. After that, in section V, the overall comparison of three FA designs is presented. Section VI gives the conclusion.

Two particular FAs are used as the middle subject since they are all included in the simulations of FA-1, 2, and 3. One is a conventional CMOS FA proposed in 2010[4], which realizes the nMOS pull-down network and pMOS pull-up network. In this paper, it is marked as FA-a. Another one is a 16T hybrid FA proposed in 2015[5], which uses the XOR-XNOR logic design. In this paper, it is marked as FA-b.

II. FA-1: XOR-XNOR-BASED HYBRID FA

A. Design

The FA-1 [1] design contains three modules to realize a 1-bit full adder. Firstly, an XOR-XNOR circuit will take original inputs A and B as its input and produce two signals, one is from the XNOR gate marked as S_{xnor_out} and the other is from the XOR gate marked as S_{xor_out} . Then, a TG-based circuit as the second module will take both signal and the input carry C_{in} to calculate the Sum while a third module will then use the C_{in} along with A , B and signals S_{xnor_out} , S_{xor_out} to generate the carry C_{out} .

Fig. 1 presents the block diagram of the design.




Fig. 1. Block Diagram of FA-1

1) Module 1: XOR-XNOR Circuit

The circuit consists of 10 transistors as is shown in Fig. 2.




Fig. 2. XOR-XNOR Circuit of FA-1

For all the possible A , B inputs, table I presents all the output patterns also the responsible transistors within the circuit. As the table presented, it is clear that at least one transistor path can provide full swing output to prevent threshold voltage loss.

TABLE I
OPERATION TABLE OF THE XOR-XNOR CIRCUIT OF FA-1

XOR Circuit					
Pattern no.	A	B	Full Swing Transistor Path	Non-Full Swing Transistor Path	Output Signal/logic
1.	0	0	n_3	p_1/p_2	$B/0$
2.	0	1	p_2	n_1/n_3	$B/1$
3.	1	0	p_1	None	$A/1$
4.	1	0	n_1 and n_2	None	0
XNOR Circuit					
1.	0	0	p_3 and p_4	None	1
2.	0	1	n_5	None	$A/0$
3.	1	0	n_4	p_4/p_5	$B/0$
4.	1	0	p_5	n_4/n_5	$B/1$

2) Module 2: Sum Generation Circuit

From the Table II, two paths for the Sum generation can be concluded:

when $C_{in} = 0$:

$$Sum = A \oplus B$$

when $C_{in} = 1$:

$$Sum = A \odot B$$

TABLE II
TRUE-FALSE TABLE OF FA

Inputs		Outputs		
C_{in}	A	B	C_{out}	Sum
0	0	0	0	0
	0	1	0	1
	1	0	0	1
	1	1	1	0
1	0	0	0	1
	0	1	1	0
	1	0	1	0
	1	1	1	1

For input selection, a 2:1 Multiplexer(2:1 MUX) based on Transmission Gate(TG) has been used for figuring the Sum .

As is given in Fig. 3, two TGs are used for implementing 2:1 MUX logic and with this manner, the Sum generation circuit can also provide full swing output.

3) Module 3: Carry Generation Circuit

As per Fig. 3, the Carry generation circuit uses a CCMOS logic-based inverter at the output. With this logic, the output voltage level of this circuit is either V_{dd} or G_{nd} level. It is a good design for the extensibility of the circuit since the design of the carry generation logic is the most important factor of the scalability of the wide word length adders.

B. Discussion

FA-1 shows impressive improvements compared to many other FAs. The designers are intended to solve the voltage degradation issue with the hybrid logic-based design, hence they design the XOR-XNOR-based circuit to produce full

swing output for its next stage and choose TG for implementing the sum generation circuit.

Finally, for high-speed calculations and good scalabilities, they apply the CCMOS technique at the output terminal. The designed carry generation circuit can be extended to multiple bits adder structures with no additional voltage level restoring buffers. Furthermore, this logic can reduce the carry chain delay with involving just one pull-up and pull-down transistors.

As for the area overhead, a total of 22 transistors are used to produce this FA, namely, 10 on module one, 4 on module 2, and 8 on module 3.

According to the designers' simulation in terms of average power(AP), propagation delay(PD), area delay product(ADP), power delay product(PDP) on 1-bit FA, compare with the conventional CMOS FA [4] and other recent FA designs [5], [6], [3], this design achieves many improvements which can be shown in Table III.

Moreover, based on the designers' simulations of the word-length adder architecture [1], the FA-1 continues to rank first in these performance comparisons with its scalability advantages, especially on 16-bit and 32-bit.




Fig. 3. FA-1 Circuit

TABLE III
SIMULATIONS PERFORMED BY THE DESIGNERS OF FA-1

FA Cell	TC	Area (μm^2)	AP (μW)	PD (ps)	ADP ($\mu m^2.ps$)	PDP (αJ)	Improvements with Respect to CCMOS FA				
							Area(%)	AP(%)	PD(%)	ADP(%)	PDP(%)
[4] FA-a	28	10.13	1.28	60.3	610.84	77.18	0.00	0.00	0.00	0.00	0.00
[5] FA-b	16	7.58	0.62	98.7	748.15	61.19	25.17	51.56	-63.68	-22.48	20.72
[6] Kandpal's	20	9.18	0.92	54.06	496.27	49.74	9.38	28.13	10.35	18.76	35.55
[3] FA-3	14	7.38	0.75	56.7	415.45	42.53	27.15	41.41	5.97	31.99	44.90
[1] FA-1	22	8.17	0.85	38.5	267.40	32.73	19.35	33.59	36.15	56.22	57.59

Performed in 1V for 45nm technology

III. FA-2: 18T HYBRID FA

A. Design

The FA-2 [2] design contains three modules. Same as FA-1 [1], module 1 of the FA-2 is an XOR-XNOR circuit that sending out two signals to drive Module 2 and Module 3 for the calculation of *Sum* and *Carry*.

Module 1 from FA-2 first takes *A* and *B* and produce signal *H* (the result of $A \oplus B$) and signal \bar{H} (the result of $A \odot B$). Module 2 then takes *H* and C_{in} to calculate the *Sum* ($C_{in} \oplus H$). Module 3 finally figures the C_{out} out from the input *A* and C_{in} also count in the selection between *H* and \bar{H} .

The expressions of those outcomes can be:

$$Sum = H\bar{C}_{in} + \bar{H}C_{in} = A \oplus B \oplus C_{in}$$

$$C_{out} = HC_{in} + \bar{H}A$$

1) Module 1: XOR-XNOR Circuit

The structure of module 1 is presented in Fig. 4. To avoid the lack of voltage level, a feedback loop is attached to the XOR output and XNOR output for reaching the power required to drive the next two modules. So it uses a pMOS transistor as Mp1, a nMOS transistor as Mn1. Any weak logic signal produced by the XOR gate or the XNOR gate (when $A = B$) will be handled by the feedback loop and obtains perfect logic signal at the *H* or \bar{H} output. For example, if $A = B = 0$, weak logic 0 will be produced at the XOR gate as *H*, but it still turns ON the Mp1 and then logic 1 passes to the Mn1, thus a perfect logic 0 is taken at the *H*.




Fig. 4. Module 1 of FA-2

2) Module 2: Sum Generation Circuit

The structure of module 2 is presented in Fig. 5. Sum generation of FA-2 is an XOR gate with Gate Diffusion Input technique. So it can generate the full swing output. When using GDI on the XOR gate, it is required that an inverter provide a perfect signal to the inputs. But since it retrieves such signal from module 1, the implementation of this module will only need 4 transistors to finish the task.




Fig. 5. Module 2 of FA-2

3) Module 3: Carry Generation Circuit

The structure of module 3 is presented in Fig. 6. The circuit is a 4 pass transistors (PT) 2-to-1 MUX, and it will provide a full swing output by a pMOS and an nMOS conducted in each of the input patterns. For instance, when $H = A = 0$, Mp1 and Mn2 turn on, a logic 0 goes through these transistors, C_{out} obtains perfect 0.




Fig. 6. Module 3 of FA-2

B. Discussion

FA-2 design is a lean logic cell for the addition operation. The designers were well aware of the problems such as bad performance happens at low supply voltages and the stability of the produced output at different loading conditions. The design combined feedback loop design, GDI design, and PT technique all together to solve these problems.

With respect to area overhead, 18 transistors are used to build this cell. 10 on module 1, 4 on module 2, and 4 on module 3.

As simulations performed by the designers which presented in Table IV, FA-2 shows its advantages on power consumption, speed, and PDP aspects compared with one old hybrid CMOS FA [7] and one hybrid FA [5].

TABLE IV
SIMULATIONS PERFORMED BY THE DESIGNERS OF FA-2

FA Cell	TC	Performance		
		AP(μW)	PD(ps)	PDP(fJ)
[7] Hybrid CCMOS	24	6.21	143	0.888
[5] FA-b	16	1.1766	91.3	0.107
[2] FA-2	18	1.104	85.22	0.0941

Performed in 1.2V for 90nm technology

IV. FA-3: GDI-BASED HYBRID FA

A. Design

The FA-3 [3] design, whose structure is illustrated in Fig. 7, consists of five logic modules. One XOR/XNOR circuit, two MUX circuits, one Swing Restored Transmission Gate(SRTG) circuit, and one Swing Restored Pass Transistor(SRPT) circuit.




Fig. 7. FA-3 Circuit

The first module, a XOR/XNOR block, is assembled using GDI design style. Different from FA-2, module 1 of FA-3 needs a series of inverters to cope with voltage drop issues and, thus, to work with standard V_T (threshold voltage) devices.

The second module, a GID MUX-1 block, handles the output from both XOR gate and XNOR by a control input C_{in} then figures the sum out. So the function can be represented as:

$$Sum = \overline{C_{in}}(A \oplus B) + C_{in}(A \odot B)$$

The third module, another GID MUX-2 block handles the inputs C_{in} and B by control line from the output($A \odot B$) of XNOR logic. The function can be represented as:

$$C_{out} = (\overline{A \odot B})C_{in} + (A \odot B)B$$

The rest of the two modules are used for full swing logic generation which means a SRTG at the output of the sum and two SRPTs at the carry output.

The functional pattern of the overall circuit is shown in Table VII and Table V.

TABLE V
THE OUTPUTS OF THE FUNCTION TABLE OF FA-3

Input Patterns	Sum	C_{out}
1	0	0
2	1	0
3	1	0
4	0	1
5	$V_{DD}-V_T(M4)$	0
6	0	1
7	0	1
8	1	1

B. Discussion

FA-3 design focuses on providing a full logic swing at the ultra-low-voltage(ULV) situation also considering the area overhead and power saving. To achieve those purposes, the designers choose techniques like multi-threshold voltage(MTV) transistors(in the threshold drop paths), GDI design style(to reduce the occupied area), and swing restoring gates at the output(for full swing output and faster speed).

Three of the five modules are using GDI technique so that the cell requires fewer transistors to perform the function.

Overall, 14 transistors are used in consists of FA-3, briefly saying, 6 in module 1, rest of each module needs 2 transistors.

The designers perform simulations on FA-3 which can be shown in Table VI. Notice that the simulation was conducted at ULV condition, FA-3 has the best performance in terms of delay, energy, and energy delay product(EPD).

TABLE VI
SIMULATIONS PERFORMED BY THE DESIGNERS OF FA-3

FA Cell	TC	Area (μm^2)	AP (pW)	Delay (μs)	Energy (αJ)	EDP (yJs)
[4] FA-a	28	8.536	2.523	1.534	3.87	5.937
[5] FA-b	16	7.27	2.506	0.978	2.451	2.397
[8] 10-T	10	5.12	2.34	5.95	13.923	82.84
[3] FA-3	14	6.32	3.053	0.344	1.05	0.361

Performed in ULV of 0.2V for 45nm technology

TABLE VII
THE INPUTS AND SIGNALS OF THE FUNCTION TABLE OF FA-3

A B C_{in}	M1	M2	M3	M4	$A \oplus B$	M5	M6	$A \odot B$	M7	M8	M9	M10	M11	M12	M13	M14
1: 0 0 0	ON	OFF	ON	OFF	$V_T(M3)$	ON	OFF	1	ON	OFF	OFF	ON	ON	ON	OFF	ON
2: 0 0 1	ON	OFF	ON	OFF	$V_T - V_T(M3)$	ON	OFF	1	OFF	ON	OFF	ON	ON	ON	OFF	ON
3: 0 1 0	OFF	ON	ON	OFF	1	OFF	ON	0	ON	OFF	ON	OFF	OFF	OFF	ON	OFF
4: 0 1 1	OFF	ON	ON	OFF	1	OFF	ON	0	OFF	ON	ON	OFF	OFF	OFF	ON	OFF
5: 1 0 0	ON	OFF	OFF	ON	$V_{DD} - V_T(M4)$	OFF	ON	0	OFF	ON	ON	OFF	OFF	OFF	ON	OFF
6: 1 0 1	ON	OFF	OFF	ON	$V_{DD} - V_T(M4)$	OFF	ON	0	OFF	ON	ON	OFF	OFF	OFF	ON	OFF
7: 1 1 0	OFF	ON	OFF	ON	0	ON	OFF	1	ON	ON	OFF	ON	ON	ON	OFF	ON
8: 1 1 1	OFF	ON	OFF	ON	0	ON	OFF	1	OFF	ON	OFF	ON	ON	ON	OFF	ON

TABLE VIII
THE COMBINATION OF THE RESULTS OF SIMULATION OF FA-1,2,3

FA	TC	Table VI: 45nm-0.2V			Table III: 45nm-1V			Table IV: 90nm-1.2V		
		AP(pW)	Delay(μ s)	Energy(α J)	AP(μ W)	PD(ps)	PDP(α J)	AP(μ W)	PD(ps)	PDP(fJ)
[4] FA-a	28	2.523	1.534	3.87	1.28	60.3	77.18	-	-	-
[5] FA-b	16	2.506	0.978	2.541	0.62	98.7	61.19	1.1766	91.3	0.107
[1] FA-1	22	-	-	-	0.85	38.5	32.73	-	-	-
[2] FA-2	18	-	-	-	-	-	-	1.104	85.22	0.0941
[3] FA-3	14	3.053	0.344	1.05	0.75	56.7	42.53	-	-	-

V. COMPARISON

By combining the simulation results conducted by designers of FA-1, 2, and 3 in Table III, IV, and VI, the new comparison result is presented in Table VIII.

From Table VIII, FA-3 shows 77.57% and 72.87% of improvements on Delay(μ s) and Energy(α J), while -21.00% on AP(pW) compared with FA-a.

FA-2 achieves small improvements with 37.49%, 6.66%, and 12.06% on AP, PD, and PDP respectively compared with FA-b.

FA-1 manage to get better performance up to 32.10% and 23.04% on PD and PDP respectively compared with FA-3.

VI. CONCLUSION

It can be concluded that, regarding the area overhead, FA-3 occupies the least area where FA-1 needs the most place to be assembled by simply comparing their transistors count(TC) since the difference between them is relatively large.

As for the average power(AP) consumption, both FA-1 and FA-3 consumes more power than FA-b in their own simulation while FA-2 needs less power averagely than FA-b in simulation 3, but not less more.

Then in propagation delay(PD) performance, FA-1 shows a great advantage above all comparatives which, meanwhile, benefits its power delay produce performance(PDP).

Other than these common performance dimensions, FA-1 contains well capability of scalability in wide word-length adders aspect while FA-3 is more focused on the stability at ULV scenario.

Without high requirement on area overhead, FA-1 is the most potential design due to its simulation data.

REFERENCES

- [1] M. Hasan, M. S. Hussain, M. Hossain, M. Hasan, H. U. Zaman, and S. Islam, "A high-speed and scalable xor-xnor-based hybrid full adder design," *Computers and Electrical Engineering*, vol. 93, 2021.
- [2] S. A. Simon and S. S, "Implementation of carry save adder using novel eighteen transistor hybrid full adder," in *2020 International Conference on Power Electronics and Renewable Energy Applications (PEREA)*, pp. 1–4, 2020.
- [3] K. Sanapala and R. Sakthivel, "Ultra-low-voltage gdi-based hybrid full adder design for area and energy-efficient computing systems," *IET Circuits Devices Syst. (UK)*, vol. 13, no. 4, pp. 465 – 70, 2019/07/.
- [4] N. Weste and D. Harris, "Cmos vlsi design: A circuits and systems perspective," 2010.
- [5] P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, and A. Dandapat, "Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 23, no. 10, pp. 2001 – 8, 2015/10/.
- [6] J. Kandpal, A. Tomar, M. Agarwal, and K. K. Sharma, "High-speed hybrid-logic full adder using high-performance 10-t xor-xnor cell," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 28, no. 6, pp. 1413–1422, 2020.
- [7] S. Goel, A. Kumar, and M. Bayoumi, "Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-cmos logic style," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 14, no. 12, pp. 1309 – 21, 2006/12/.
- [8] V. Dokania, R. Verma, M. Guduri, and A. Islam, "Design of 10t full adder cell for ultralow-power applications," *Ain Shams Engineering Journal*, vol. 9, no. 4, pp. 2363 – 2372, 2018. Full adders;Minimum energy point;Output voltage swings;Propagation delays;Ultra-low-power circuits;.