UNIFESP - ICT Arquitetura e Organização de Computadores Profa. Denise Stringhini

Prova 1 - MIPS/Judge

Quadrado de Pares

Adaptado de beecrowd

Leia um valor inteiro **N**. Apresente o quadrado de cada um dos valores pares, de 1 até **N**, inclusive **N**, se for o caso.

Entrada

A entrada contém um valor inteiro \mathbf{N} (5 < \mathbf{N} < 100).

Saída

Imprima o quadrado de cada um dos valores pares, de 1 até **N**, conforme os exemplos abaixo. O valor de **N** deve ser testado e o programa deve finalizar com a mensagem "Valor invalido." caso **N** esteja fora do intervalo.

Exemplos

Exemplo de entrada 1

6

Exemplo de saída 1

SPIM Version 8.0 of January 8, 2010

Copyright 1990-2010, James R. Larus.

All Rights Reserved.

See the file README for a full copyright notice.

Loaded: /usr/lib/spim/exceptions.s

 $2^2 = 4$

 $4^2 = 16$

 $6^2 = 36$

Exemplo de entrada 2

2

Exemplo de saída 2

SPIM Version 8.0 of January 8, 2010 Copyright 1990-2010, James R. Larus. All Rights Reserved. See the file README for a full copyright notice. Loaded: /usr/lib/spim/exceptions.s Valor invalido.

MIPS reference card

			D 0 / 20	• .
add rd, rs, rt	Add	rd = rs + rt	R 0 / 20	registers
sub rd, rs, rt	Subtract	rd = rs - rt	R 0 / 22	\$0 \$zero
addi rt, rs, imm	Add Imm.	$rt = rs + imm \pm$	I 8	\$1 \$at
addu rd, rs, rt	Add Unsigned	rd = rs + rt	R 0 / 21	\$2-\$3 \$v0-\$v1
subu rd, rs, rt	Subtract Unsigned	rd = rs - rt	R 0 / 23	\$4-\$7 \$a0-\$a3
<pre>addiu rt, rs, imm</pre>	Add Imm. Unsigned	$rt = rs + imm \pm$	I 9	\$8-\$15 \$t0-\$t7
mult rs, rt	Multiply	{hi, lo} = rs * rt	R 0 / 18	\$16-\$23 \$s0-\$s7
div rs, rt	Divide	lo = rs / rt; hi = rs % rt	R 0 / 1a	\$24-\$25 \$t8-\$t9
multu rs, rt	Multiply Unsigned	$\{hi, lo\} = rs * rt$	R 0 / 19	\$26-\$27 \$k0-\$k1
divu rs, rt	Divide Unsigned	lo = rs / rt; hi = rs % rt	R 0 / 1b	\$28 \$gp
mfhi rd	Move From Hi	rd = hi	R 0 / 10	\$29 \$sp
mflo rd	Move From Lo	rd = lo	R 0 / 12	\$30 \$fp
and rd, rs, rt	And	rd = rs & rt	R 0 / 24	\$31 \$ra
or rd, rs, rt	Or	rd = rs rt	R 0 / 25	hi —
nor rd, rs, rt	Nor	rd = ~ (rs rt)	R 0 / 27	1o —
xor rd, rs, rt	eXclusive Or	rd = rs ^ rt	R 0 / 26	PC —
andi rt, rs, imm	And Imm.		I c	co \$13 c0_cause
ori rt, rs, imm	Or Imm.	rt = rs & immo	I d	co \$14 c0_epc
xori rt, rs, imm	eXclusive Or Imm.	rt = rs immo	I u I e	co_ebc
		rt = rs ^ immo		
sll rd, rt, sh	Shift Left Logical	rd = rt << sh	R 0 / 0 R 0 / 2	syscall codes
srl rd, rt, sh	Shift Right Logical	rd = rt >>> sh		for MARS/SPIM
STA rd, rt, sh	Shift Left Legical Veriable	rd = rt >> sh	R 0 / 3	1 print integer
sllv rd, rt, rs	Shift Left Logical Variable	rd = rt << rs	R 0 / 4	2 print float
srlv rd, rt, rs	Shift Right Logical Variable	rd = rt >>> rs	R 0 / 6	3 print double
srav rd, rt, rs	Shift Right Arithmetic Variable	rd = rt >> rs	$\frac{R0/7}{R0/2}$	4 print string
slt rd, rs, rt	Set if Less Than	rd = rs < rt ? 1 : 0	R 0 / 2a	5 read integer
sltu rd, rs, rt	Set if Less Than Unsigned	rd = rs < rt ? 1 : 0	R 0 / 2b	6 read float
slti rt, rs, imm	Set if Less Than Imm.	$rt = rs < imm \pm ? 1 : 0$	I a	7 read double
sltiu rt, rs, imm	Set if Less Than Imm. Unsigned	$rt = rs < imm_{\pm}? 1 : 0$	I b	8 read string
j addr	Jump	$PC = PC\&0xF0000000 \mid (addr_0 << 2)$	J 2	9 sbrk/alloc. mem
jal addr	Jump And Link	$pra = pc + 8; pc = pc&0xF0000000 (addr_0 << 2)$	J 3	10 exit
jr rs	Jump Register	PC = rs	R 0 / 8	11 print character
jalr rs	Jump And Link Register	ra = PC + 8; PC = rs	R 0 / 9	12 read character
beq rt, rs, imm	Branch if Equal	if (rs == rt) PC += 4 + (imm \pm << 2)	I 4	13 open file
bne rt, rs, imm	Branch if Not Equal	if (rs != rt) PC += 4 + (imm \pm << 2)	I 5	14 read file
syscall	System Call	c0_cause = 8 << 2; c0_epc = PC; PC = 0x80000080	R 0 / c	15 write to file
lui rt, imm	Load Upper Imm.	rt = imm << 16	I f	16 close file
1b rt, imm(rs)	Load Byte	$rt = SignExt(M_1[rs + imm_{\pm}])$	I 20	
lbu rt, imm(rs)	Load Byte Unsigned	$rt = M_1[rs + imm_{\pm}] \& 0xFF$	I 24	exception causes
1h rt, imm(rs)	Load Half	$rt = SignExt(M_2[rs + imm_{\pm}])$	I 21	0 interrupt
<pre>1hu rt, imm(rs)</pre>	Load Half Unsigned	$rt = M_2[rs + imm_{\pm}] \& 0xFFFF$	I 25	1 TLB protection
lw rt, imm(rs)	Load Word	$rt = M_4[rs + imm_{\pm}]$	I 23	2 TLB miss L/F
sb rt, imm(rs)	Store Byte	$M_1[rs + imm_{\pm}] = rt$	I 28	3 TLB miss S
sh rt, imm(rs)	Store Half	$M_2[rs + imm_{\pm}] = rt$	I 29	4 bad address L/F
SW rt, imm(rs)	Store Word	$M_4[rs + imm_{\pm}] = rt$	I 2b	5 bad address S
11 rt, imm(rs)	Load Linked	$rt = M_4[rs + imm_{\pm}]$	I 30	6 bus error F
SC rt, imm(rs)	Store Conditional	$M_4[rs + imm_{\pm}] = rt; rt = atomic ? 1 : 0$	I 38	7 bus error L/S
				8 syscall
-	lo-instructions	6 bits 5 bits 5 bits 5 bits	6 bits	9 break
bge rx, ry, imm	Branch if Greater or Equal	R op rs rt rd sh	func	a reserved instr.
bgt rx, ry, imm	Branch if Greater Than	6 bits 5 bits 5 bits 16 bits		b coproc. unusable
ble rx, ry, imm	Branch if Less or Equal	Op rs rt imm		c arith. overflow
blt rx, ry, imm	Branch if Less Than	1 00 10 11 111111		
la rx, label	Load Address	6 bits 26 bits		F: fetch instr.
li rx, imm	Load Immediate	J op addr		L: load data
move rx, ry	Move register			S: store data
nop	No Operation			