



Name: Dalton McClain

Grade: /20

- 4) [20] Consider the following sequential circuit with two negative-edge-triggered JK flip-flops.



- 4.a) [2] Complete the timing diagram for the above circuit.



Grade: /20

Warning 2: Note that for 74109 JK package, the Clock input of the flip-flops is actually positive-edge triggered, not negative as we have in the schematics. Therefore for the implementation, use the inverter to invert your Clock input going to 1Clock instead of 2Clock.




Name:

Grade:

/20

4.c) [4] You can verify the circuit design/behavior by implementing the circuit using Quartus. You may wish to do this before you actually build the circuit on the breadboard.

4.d) [6] From the analysis of the circuit above, draw the state table and the state graph.



	Q	I	Z	Q+	J ₂ K ₂	J ₁ K ₁
A	00	1	1	00 01	0 X 0 X	0 X 1 X
B	01	1	1	11 10	1 X 1 X	X 0 X 1
C	10	1	1	11 10	X 1 X 1	0 X 1 X
D	11	0	0	00 01	X 0 X 0	X 0 X 1

