Register Allocation

Ding Yaoyao yyding@sjtu.edu.cn

Register Allocation

• Why?

• Why important?

• How ?

Naive Register Allocation

All virtual registers store in memory

 Fetch into physical register when needed and store back after operation

Graph Register Allocation


Liveness Analysis

Approximate algorithm

Liveness Analysis

- A variable v is **live** at point p if and only if there exists a path in the CFG from p to a use of v along which v is not redefined.
- **UEVar**(m) contains the upward-exposed variables in m (those variables that are used in m before any redefinition in m)
- VarKill(m) contains all the variables that are defined in m
- For each block b, define LiveOut(b) as all the variables that are live on exit from b

Example



(a) Example Control-Flow Graph

	UEVAR	VARKILL	
B_0	Ø	{i}	
B_1	{i}	Ø	
B_2	Ø	{s}	
B_3	{s,i}	{s,i}	
B_4	{s}	Ø	

	LIVEOUT(n)					
Iteration	B ₀	<i>B</i> ₁	B ₂	B ₃	B ₄	
Initial	Ø	Ø	Ø	Ø	Ø	
1	{i}	{s,i}	{s, i}	{s,i}	Ø	
2	{s,i}	{s,i}	{s,i}	{s,i}	Ø	
3	{s,i}	{s,i}	{s,i}	{s,i}	Ø	

(c) Progress of the Solution

Algorithm

```
LIVEOUT(n) = \bigcup_{m \in succ(n)} (UEVar(m) \cup (LIVEOUT(m) \cap \overline{VarKILL(m)}))
```

```
// assume block b has k operations
// of form "x \leftarrow y op z"
for each block b
   Init(b)
Init(b)
   UEVAR(b) \leftarrow \emptyset
   VarKill(b) \leftarrow \emptyset
   for i \leftarrow 1 to k
       if y \notin VarKill(b)
           then add y to UEVAR(b)
       if z \notin VarKill(b)
           then add z to UEVAR(b)
       add x to VARKILL(b)
```


```
(a) Gathering Initial Information
```

```
// assume CFG has N blocks
// numbered 0 to N-1
for i \leftarrow 0 to N-1
   LiveOut(i) \leftarrow \emptyset
changed \leftarrow true
while (changed)
   changed ← false
   for i \leftarrow 0 to N-1
       recompute LiveOut(i)
       if LiveOut(i) changed then
           changed \leftarrow true
```

(b) Solving the Equations

Interference Graph

```
live-in: k j
      g := mem[j+12]
     h := k - 1
      f := g * h
      e := mem[j+8]
      m := mem[j+16]
      b := mem[f]
      c := e + 8
      d := c
      k := m + 4
      j := b
live-out: d k j
```



Simple Graph Register Allocation


- Build construct interference graph
- Simplify reduce to a smaller problem
- Spill (potential spill)
- Select assign colors (physical register)

Simple Graph Register Allocation

- While True:
 - Build Interference Graph
 - Simplifylist = Nodes Whose Degree < K
 - Spilllist = Nodes Whose Degree >= K
 - While Simplifylist Or Spilllist Not Empty:
 - If Simplifylist Not Empty: Simplify()
 - Else: Potentialspill()
 - Assigncolor()
 - If Success: Break
 - Else: Realspill()

More Advanced Graph Register Allocation

A piece of cake for you.



Reference

Liveness Analysis: Engineering A Compiler

Graph Register Allocation: Tiger Book

• Zhihu: https://www.zhihu.com/question/29355187