

# **Memory Black Box Tips**

yportne13

Dec 10, 2023

<https://github.com/yportne13/SpinalMemBist>

# Tools

typst: <https://github.com/typst/typst>

polylux: <https://github.com/andreasKroepelin/polylux>

StyleTTS2: <https://github.com/yl4579/StyleTTS2>

yi-34b-chat: <https://huggingface.co/01-ai/Yi-34B-Chat>

# Memory

what we get:


```
1 reg [7:0] mems_0 [0:11];
2 always @(posedge clk) begin
3     if(io_we) begin
4         mems_0[io_waddr] <= io_wdata;
5     end
6 end
7 always @(posedge clk) begin
8     if(io_ren) begin
9         io_rdata <= mems_0[io_raddr];
10    end
11 end
```

# Memory

what we need:

```
1 Ram_1w_1rs #(
2     .wordCount(12),
3     .wordWidth(8),
4     ...
5 ) mems_0 (
6     .wr_clk    (clk                ), //i
7     .wr_en     (io_we              ), //i
8     .wr_addr   (io_waddr[3:0]      ), //i
9     .wr_data   (io_win[7:0]        ), //i
10    .rd_clk    (clk                ), //i
11    .rd_en     (io_ren              ), //i
12    .rd_addr   (io_raddr[3:0]       ), //i
13    .rd_data   (io_rout[7:0]        ) //o
14 );
```


# SpinalHDL Origin Example



Phase.scala

```
1 class Ram_1w_1rs(  
2   val wordWidth      : Int,  
3   ...  
4 ) extends BlackBox {  
5   val io = new Bundle {  
6     ...  
7   }  
8   ...  
9 }
```


# SpinalHDL Origin Example



Phase.scala

```
1 walkBaseNodes{
2   case mem: Mem[_] => mems += mem
3   case ec: ExpressionContainer =>
4     ec.foreachExpression{
5       case port: MemPortStatement => ...
6       case _ =>
7     }
8   case _ =>
9 }
```


# SpinalHDL Origin Example



Phase.scala

```
876 class PhaseMemBlackBoxingDefault(policy: MemBlackboxingPolicy) extends
    PhaseMemBlackBoxingWithPolicy(policy){
877     ...
878     mem.component.rework {
879         val ram = new Ram_1w_1rs(...)
880         ...
881         removeMem()
882     }
883 }
```

# SpinalHDL origin example



use memory as normal

```
1 val mem = Mem(Bits(8 bits), 64)
2 mem.write(io.waddr, io.win, io.we)
3 mem.readSync(io.raddr)
```

```
1 SpinalConfig(
2   memBlackBoxers = ArrayBuffer(new PhaseMemBlackBoxingDefault())
3 ).generateVerilog(new toplevel)
```



# Implementations based on size

if size is small, use reg

Memlib.scala

```
161 def removeMem(): Unit = {  
162     super.removeMem(mem)  
163 }  
164  
165 // use blackbox mem or not  
166 val useBlack = mem.getWidth * mem.wordCount > 10*8  
167 if(useBlack)  
168 if (mem.initialContent != null) {  
169     return "Can't blackbox ROM" //TODO
```

```
1 reg [7:0] mems_0 [0:11];
```

# Implementations based on size

if size is big, divide into multi mems

```
67 class Multi_Ram_Wrapper(...) extends Component {
68     ...
69     this.parent.rework {
70         io.wr.clk := wrClock.readClockWire
71         io.rd.clk := rdClock.readClockWire
72     }
73
74     val sepBy = 32
75     val memNum = 1 << log2Up(wordCount/sepBy)
76     require(wordCount/memNum*memNum == wordCount)
77     val mems = (0 until memNum).map(idx => {
78         val mem = new Ram_1w_1rs(...)
79         ...
80     })
81 }
```

# Connect to Top

Memlib.scala line 59

```
58 class Ram_lw_lrs_bist() extends BlackBox {  
59   val bist_en = in Bool()  
60   ...  
61 }
```

Memlib.scala line 268

```
266 mem.component.rework {  
267   ...  
268   val toplevel = mem.component.parents().headOption.getOrElse(mem.component)  
269   ram.io.bist_en := toplevel.asInstanceOf[Component]{  
270     val io: Bundle{val bist_en: Bool}}.io.bist_en.pull()  
271 }
```

# Extend Signal

Target:

```
1 val mem = Mem(Bits(8 bits), 64)
2 mem.write(io.waddr, io.win, io.we)
3 mem.readSync(io.raddr)
4 mem.bist(io.bist_en)
```

```
1 package object MemLib {
2   implicit class MemBistEnPort[T <: Data](mem: Mem[T]) {
3     def bistEn(that: Bool) {
4       that.addTag(MemBistEn(mem))
5     }
6   }
7 }
```

# Extend Signal

```
168 mem.component.dslBody.walkStatements{
169   case s: Bool => {
170     s.getTags().foreach{
171       case MemBistEn(m) => {
172         if(mem == m){
173           ram.io.bist_en := s
174         }
175       }
176       case _ =>
177     }
178   }
179   case _ =>
180 }
```

# Ctrl Module

example.scala line 8

```
8 class Bist extends BistCtrl {
9   val io = new Bundle {
10     val en = in Bool()
11   }
12
13   override def tasks: Unit = {
14     mems.groupBy(x => (x._1, x._2))
15       .foreach{case ((cnt, width), mems) =>
16         val wr_addr = Counter(cnt, io.en)
17         mems.foreach{case (count, width, bundle, memcomponent, task) =>
18           this.rework {...}
19         }
20       }
21   }
22 }
```

# Ctrl Module

MemBist.scala line 199

```
199 val toplevel = mem.component.parents().headOption.getOrElse(mem.component)
200 val bistctrl = toplevel.children.find(c => c.isInstanceOf[BistCtrl])
201 bistctrl match {
202     case Some(bistctrl) => {
203         val connect = (bundle: BistBundle, memcomponent: Component) => {
204             ... all the connection logics
205         }
206         bistctrl.asInstanceOf[BistCtrl].mems = (
207             mem.wordCount, mem.getWidth, cloneOf(ram.io.bist), mem.component,
208             connect(_, _)
209         ) :: bistctrl.asInstanceOf[BistCtrl].mems
210     }
211     case None => return "bist ctrl module not found"
212 }
```

# Resize Lint

resize.scala line 13

```
13 pc.topLevel.walkComponents(c => {
14   c.dslBody.foreachStatements{
15     case as: AssignmentStatement => {
16       as.source match {
17         case s: BaseType => {
18           if(s.hasTag(tagAutoResize))
19             as.target match {
20               case t: BaseType => {
21                 if(t.getBitsWidth < s.getBitsWidth)
22                   PendingError(s"INVALID RESIZE (${t.getBitsWidth} bits <- $
23 {s.getBitsWidth} bits) on ${as.toStringMultiLine} at \n$
{as.getScalaLocationLong}")
24               }
25             }
26         }
27       }
28     }
29   }
30 }
```



**Thank You**

QA: <https://github.com/yportne13/SpinalMemBist>