Memory Black Box Tips

yportne13

Dec 10, 2023

https://github.com/yportne13/SpinalMemBist

Tools

typst: https://github.com/typst/typst

polylux: https://github.com/andreasKroepelin/polylux

StyleTTS2: https://github.com/yl4579/StyleTTS2

yi-34b-chat: https://huggingface.co/01-ai/Yi-34B-Chat

Memory

what we get:

```
reg [7:0] mems_0 [0:11];
always @(posedge clk) begin

if(io_we) begin

mems_0[io_waddr] <= io_win;

end

end

always @(posedge clk) begin

if(io_ren) begin

io_rout <= mems_0[io_raddr];

end

end

end


end</pre>
```

Memory

what we need:

```
1 Ram 1w 1rs #(
   .wordCount(12),
   .wordWidth(8),
    . . .
   mems 0 (
   .wr clk (clk
                            ), //i
                           ), //i
   .wr en (io we
    .wr addr (io waddr[3:0] ), //i
   .wr_data (io_win[7:0] ), //i
   .rd_clk (clk
                 ), //i
10
   .rd_en (io_ren ), //i
   .rd addr (io raddr[3:0] ), //i
   .rd data (io rout[7:0] ) //o
14 );
```

SpinalHDL Origin Example



Phase.scala


```
class Ram_lw_lrs(
  val wordWidth : Int,
  ...

4 ) extends BlackBox {
  val io = new Bundle {
    ...

7 }
  ...

9 }
```


SpinalHDL Origin Example



Phase.scala

```
walkBaseNodes{
case mem: Mem[_] => mems += mem
case ec: ExpressionContainer =>
ec.foreachExpression{
    case port: MemPortStatement => ...
case _ =>
}
case _ =>
}
```


SpinalHDL Origin Example



Phase.scala

```
class PhaseMemBlackBoxingDefault(policy: MemBlackboxingPolicy) extends
PhaseMemBlackBoxingWithPolicy(policy){
    ...
    mem.component.rework {
        val ram = new Ram_lw_lrs(...)
        ...
        removeMem()
    }
}
```

SpinalHDL origin example



use memory as normal

```
val mem = Mem(Bits(8 bits), 64)
mem.write(io.waddr, io.win, io.we)
mem.readSync(io.raddr)

SpinalConfig(
memBlackBoxers = ArrayBuffer(new PhaseMemBlackBoxingDefault())
).generateVerilog(new toplevel)
```

Implementations based on size

if size is small, use reg

Memlib.scala

```
def removeMem(): Unit ={
    super.removeMem(mem)
}

// use blackbox mem or not

// useBlack = mem.getWidth * mem.wordCount > 10*8

// useBlack

// Topp

// Topp
```

```
1 reg [7:0] mems_0 [0:11];
```

Implementations based on size

if size is big, divide into multi mems

```
67 class Multi Ram Wrapper(...) extends Component {
68
     . . .
    this.parent.rework {
       io.wr.clk := wrClock.readClockWire
70
       io.rd.clk := rdClock.readClockWire
72
73
    val sepBy = 32
74
    val memNum = 1 << log2Up(wordCount/sepBy)</pre>
    require(wordCount/memNum*memNum == wordCount)
76
    val mems = (0 \text{ until memNum}).map(idx => {
       val mem = new Ram_1w_1rs(...)
       . . .
     })
```

Connect to Top

Memlib.scala line 59

```
class Ram_lw_lrs_bist() extends BlackBox {
  val bist_en = in Bool()
  ...
}
```

Memlib.scala line 268

Extend Signal

Target:

```
val mem = Mem(Bits(8 bits), 64)
mem.write(io.waddr, io.win, io.we)
mem.readSync(io.raddr)
mem.bist(io.bist_en)
```

```
package object MemLib {
  implicit class MemBistEnPort[T <: Data](mem: Mem[T]) {
    def bistEn(that: Bool) {
      that.addTag(MemBistEn(mem))
    }
}</pre>
```

Extend Signal

```
mem.component.dslBody.walkStatements{
     case s: Bool => {
169
       s.getTags().foreach{
170
         case MemBistEn(m) => {
171
            if(mem == m){
172
              ram.io.bist en := s
173
174
175
         case =>
176
177
178
     case =>
179
180
```

Ctrl Module

example.scala line 8

```
8 class Bist extends BistCtrl {
    val io = new Bundle {
      val en = in Bool()
11
12
13
    override def tasks: Unit = {
      mems.groupBy(x \Rightarrow (x._1, x._2))
14
         .foreach{case ((cnt, width), mems) =>
15
           val wr addr = Counter(cnt, io.en)
16
           mems.foreach{case (count, width, bundle, memcomponent, task) =>
             this.rework {...}
18
19
20
21
22 }
```

Ctrl Module

MemBist.scala line 199

```
val toplevel = mem.component.parents().headOption.getOrElse(mem.component)
   val bistctrl = toplevel.children.find(c => c.isInstanceOf[BistCtrl])
   bistctrl match {
     case Some(bistctrl) => {
202
       val connect = (bundle: BistBundle, memcomponent: Component) => {
203
         ... all the connection logics
204
205
206
       bistctrl.asInstanceOf[BistCtrl].mems = (
         mem.wordCount, mem.getWidth, cloneOf(ram.io.bist), mem.component,
207
         connect( , )
208
       ) :: bistctrl.asInstanceOf[BistCtrl].mems
209
210
     case None => return "bist ctrl module not found"
211
212
```

Resize Lint

resize.scala line 13

```
13 pc.topLevel.walkComponents(c => {
    c.dslBody.foreachStatements{
       case as: AssignmentStatement => {
15
         as.source match {
16
           case s: BaseType => {
             if(s.hasTag(tagAutoResize))
18
             as.target match {
               case t: BaseType => {
20
                 if(t.getBitsWidth < s.getBitsWidth)</pre>
21
                   PendingError(s"INVALID RESIZE (${t.getBitsWidth} bits <- $</pre>
  {s.getBitsWidth} bits) on ${as.toStringMultiLine} at \n$
  {as.getScalaLocationLong}")
23
```

Thank You

QA: https://github.com/yportne13/SpinalMemBist