

## DC Tutorial (using Command Line)

1. First, open your Linux account and type *addpkg* in order to install necessary software:


```
[ ] java12      OpenJDK Java 12 Development Kit (12.0.1)
[ ] java7      Java SE Development Kit 7 (1.7.0)
[ ] java8      Java SE Development Kit 8 (1.8.0)
[ ] maple      Maple - Maplesoft Maple Software (v16) HIDDEN
[ ] matlab     MATLAB (2012b)
[ ] mentor-ams  Mentor Questa ADMS (15.4.1)
[ ] mentor-calibre  Mentor Calibre (2013.2_35.25)
[ ] mentor-questa-2014  Mentor Questa (2014 10_3)
[X] mentor-questa-2015  Mentor Questa (2014 10.4c)
[ ] ngspice-26  Ngspice version (testing) (26)
[ ] nusmv       NuSMV (2.5.4))
[ ] pgi         Portland Group Compiler 2017 (17.4)
[ ] primetime   SYNOPSYS Primetime (G-2012.06)
[ ] pycharm     PyCharm (2017.3.3)
[ ] python3.5   Python Anaconda - 3.5 (4.0.0)
[ ] synaptical  SynaptiCAD software including Verilogger (16.04d)
[ ] synopsys-coretools2017  SYNOPSYS Core Tools (2017)
[X] synopsys-designcompiler  SYNOPSYS Design Compiler (G-2012.06)
[ ] synopsys-dftcompiler  SYNOPSYS DFT Compiler, with Tetramax Overlay (2016)
[ ] synopsys-formality  SYNOPSYS Formality (2017)
[ ] synopsys-formality_esp  SYNOPSYS Formality ESP (2017)
[ ] synopsys-icc  SYNOPSYS IC Compiler (2016)
[ ] synopsys-icc2013  SYNOPSYS IC Compiler (I-2013.12-SP1)
[ ] synopsys-icc2017  SYNOPSYS IC Compiler (2017)
[ ] synopsys-icv2017  SYNOPSYS IC Validator (2017)
```

For this project, you will need *synopsys-designcompiler* for doing synthesis and *mentor-questa-2015* for simulation (if you already do not have this installed).

2. Next, create a new folder for your project. For my project, I created a separate folder for each part using *mkdir*. To see which files you have in your current directory, use *ls*. To go into your directory of choice, use *cd*. See the commands provided below:

```
baris@walle:~$ mkdir New_Student_ECE_581_Project_3
baris@walle:~$ ls
Baris_Inan_ECE_581_Project_3      Documents
Baris_Inan_ECE_581_Project_3_Part2  Downloads
Baris_Inan_ECE_581_Project_3_Part2_Reverse  New_Student_ECE_581_Project_3
Baris_Inan_ECE_581_Project_3_Part3  alib-52
Desktop                          bin_to_gray.ddc
baris@walle:~$ cd New_Student_ECE_581_Project_3/
```

3. To write your code files, you can use *vim filename.sv*. If you are using a remote computer, you can drag your files and folders into *MobaXterm*, shown below:




4. Next, a .tcl file can be created that contains the commands a user needs to run to do synthesis. I provide the contents of my .tcl file below:

```
lappend search_path /u/baris/Baris_Inan_ECE_581_Project_3
set target_library osu05_stdcells.db
set link_library [concat "*" $target_library]
link

read_file -format sverilog gray_adder.sv
current_design gray_adder
compile
report_area
report_cell
report_power
write -format Verilog -hierarchy -output gray_adder.netlist
link
```

5. Before doing DC, make sure you have both *osu05\_stdcells.db* and *osu05\_stdcells.v* in your folder. These can be found at [d2l.pdx.edu](http://d2l.pdx.edu) under course name ECE581 and then Reading and EDA Tools. The first file will be used for DC. The second file will be used for simulation purposes.



6. This tutorial uses the command line. Type *dc\_shell* into the terminal prompt and open the synthesizer. You will need to setup your Link library and Target library. Use the commands shown below to do this. Note that you will need to have *osu05\_stdcells.db* in your folder. In this version, you will have to specify the full path of your file.

```
dc_shell> set target_library u/baris/New_Student_ECE_581_Project_3/osu05_stdcells.db
u/baris/New_Student_ECE_581_Project_3/osu05_stdcells.db
dc_shell> set link_library u/baris/New_Student_ECE_581_Project_3/osu05_stdcells.db
u/baris/New_Student_ECE_581_Project_3/osu05_stdcells.db
dc_shell>
```

7. After selecting your Link library and Target library, type in the command shown below into the command line prompt.

```
dc_shell> source compile_gray_adder.tcl
```

8. Note that if you receive an “Error: Current design is not defined. (UID-4)” error in the output of the command prompt, you can just ignore it because it is resolved later.
9. At this point, the user can enter *report\_cell*, *report\_area* and *report\_power* to view information regarding the complexity (gate count) using cell, area and power.
10. In order to save your results for *report\_cell*, *report\_area* and *report\_power*, the user can include all these lines in the .tcl file. Doing this means that these results appear in the transcript file generated by *source compile\_gray\_adder.tcl* in Step 7. For more details on the .tcl file see Step 4.

11. Now, to view your netlist, type `vim name_of_netlist.netlist`. In this example, my netlist is called `gray_adder.netlist`. You should see a netlist like the following:

```
module gray_to_bin_0 ( b, g );
  output [3:0] b;
  input [3:0] g;
  wire \g[3] ;
  assign b[3] = \g[3] ;
  assign \g[3] = g[3];


  XOR2X1 U1 ( .A(g[0]), .B(b[1]), .Y(b[0]) );
  XOR2X1 U2 ( .A(b[2]), .B(g[1]), .Y(b[1]) );
  XOR2X1 U3 ( .A(g[2]), .B(\g[3] ), .Y(b[2]) );
endmodule

module gray_to_bin_1 ( b, g );
  output [3:0] b;
  input [3:0] g;
  wire \g[3] ;
  assign b[3] = \g[3] ;
  assign \g[3] = g[3];


  XOR2X1 U1 ( .A(g[0]), .B(b[1]), .Y(b[0]) );
  XOR2X1 U2 ( .A(b[2]), .B(g[1]), .Y(b[1]) );
  XOR2X1 U3 ( .A(g[2]), .B(\g[3] ), .Y(b[2]) );
endmodule
```

Note that if you are having problems generating a netlist, it could be because you used constructs that are part of SystemVerilog's syntax but cannot be synthesized by the synthesis tool. One example of this case is variable parameters. For example, I had to change [N-1:0] to [4:0] and [3:0] for the graycode to binary code and binary code to graycode converters respectively.

12. Now we are ready for simulation. Enter `vsim` into the terminal in order to open QuestaSim. Make sure QuestaSim is installed (See Step 1).
13. After opening QuestaSim, go to *File* then *New* then *Project*.




14. Change *Project Location* to the folder where you created the project. Afterwards, name your project and hit Enter.



The image shows a 'Create Project' dialog box with the following fields and options:

- Project Name:** A text field containing 'New\_Student\_Project\_3'.
- Project Location:** A text field containing '/u/baris/New\_Student\_ECE\_581\_Project\_3' and a 'Browse...' button.
- Default Library Name:** A text field containing 'work'.
- Copy Settings From:** A text field containing 'a/10.4c/questasim/modelsim.ini' and a 'Browse...' button.
- Copy Library Mappings:** Two radio buttons, with 'Copy Library Mappings' selected.


15. Click on *Add Existing File* and add your netlist, testbench and osu05\_stdcells.v one by one.




16. Hit *Close* and go to *Compile* and select *Compile All*. All three of your files should have green checkmarks beside them. This means that all of them have compiled.

Project - /u/baris/New_Student_ECE_581_Project_3/New_Student_Project_3				
Name	Status	Type	Order	Modified
osu05_stdcells.v	✓	Verilog	1	08/05/2019 09:15:50 pm
gray_adder_tb.sv	✓	Syste...	0	08/05/2019 08:24:08 pm
gray_adder.netlist	✓	Verilog	2	08/06/2019 12:50:54 pm

17. Go to the *Simulate* menu and select *Start Simulation....* Open *Work* and select your testbench. In my case, this is *gray\_adder\_tb*.




18. Now select *Optimization Options* and select *Apply full visibility to all modules(full debug mode)*. Next, select the *Options* menu. Select *Disable Optimizations(-O0)* and uncheck the *Disable Timing Checks(+notimingcheck)*.







19. Click OK. Then type *run -all* to generate your output. It should look like the example below:




20. QuestaSim may prompt you asking if you want to finish as shown below. Press No.




21. Click on the *sim* tab. The QuestaSim simulation window should look like the figure below.




22. To open the waveform window, right click on *gray\_adder\_tb* and select *Add Wave* or press *Ctrl+W*.




23. This step will bring you to the window where you can view your waves. However, at this point, you can only see the variables a, b and x and not the actual waveforms. To address this issue press the *Run -All* button.




24. QuestaSim should prompt you and ask you if you are sure you want to finish. Press No.




25. The waveforms for the three signals a, b and x should appear as shown in the image below. Click on the plus (+) sign on these signals to expand them and look at their individual bits.



26. It is now possible to view your entire waveform. This is beneficial for debugging your signals and provide their analysis in your report.



27. To exit QuestaSim and to view your output results, press the x on the top right corner of QuestaSim. Next, QuestaSim should prompt you asking if you are sure you want to quit. Press Yes.



28. In the folder you created for your project, type `vim transcript` to open the transcript file with your results. Your file should be like the example below.

```
0x=xxxxxx,a=xxxx,b=xxxx
1x=xxxxxx,a=0000,b=0000
1x=0xxxxx,a=0000,b=0000
2x=00xxx,a=0000,b=0000
2x=00xxx,a=0001,b=0000
2x=000xx,a=0001,b=0000
2x=000x0,a=0001,b=0000
2x=00000,a=0001,b=0000
3x=00001,a=0001,b=0000
3x=00001,a=0010,b=0000
4x=00000,a=0010,b=0000
4x=00010,a=0010,b=0000
4x=00010,a=0011,b=0000
5x=00011,a=0011,b=0000
5x=00011,a=0000,b=0000
6x=00010,a=0000,b=0000
6x=00000,a=0000,b=0000
6x=00000,a=0000,b=0001
7x=00001,a=0000,b=0001
7x=00001,a=0000,b=0010
8x=00000,a=0000,b=0010
8x=00010,a=0000,b=0010
8x=00010,a=0000,b=0011
```