## **Project: Modeling and Simulation with SV**

- 1) Write a System verilog model.
- 2) Simulate the design using an HDL simulator.
- 3) Design your test bench for each model and justify your test case choice and results in your report.

Turn in your report to the D2L **by the deadline** specified at the D2L Dropbox section. Only one report is needed for each group.

## Problem 1.

Consider the FSM designed in Problem 1 in the Project 1. Model and simulate it in SV using its state transition function.

## **Problem 2:**

Design a sequencer detector. It compares the input sequence with its own built-in sequence bit by bit. If the input sequence is identical to the built-in sequence, it will display a message "matched", otherwise it will display a message "not-matched". When the mismatched bit occurs, the detector will return to the initial state and process the next input bit as the beginning of a new sequence. Your built-in sequence is an 8-bit BCD code created by converting the last two digits of the PSU ID number of one member of your group. Model and simulate the detector by an FSM-based model in Systemverilog.

## Problem 3:

The FIFO is a type of memory that stores data serially, where the first word read is the first word that was stored. Write a Systemverilog model of a logical circuit (FIFO **Controller**) which controls the reading and writing of data from/into a FIFO.

The FIFO is a two-port RAM array having separate *read* and *write* data buses, separate *read* and *write* address buses, a *write* signal and a *read* signal. The size of the RAM array is 32 x 8 bits. Data is read from and written into the FIFO at the same rate (a very trivial case of the FIFO). The FIFO controller has the following input and output signals:

NAME	DIRECTION /	TYPE	DESCRIPTION
	SIZE		
rst	Input / 1 bit	Active	Asynch global reset
		high	
clk	Input	-	Controller clock
wr	Input / 1 bit	Active	From external device wanting to write data into
		high	FIFO
rd	Input / 1 bit	Active	From external device wanting to read data from
		high	FIFO
wr_en	Output / 1 bit	Active	To FIFO as write signal
		high	
rd_en	Output / 1 bit	Active	To FIFO as read signal
		high	
rd_ptr	Output / 5 bits	_	read address bus to FIFO
wr_ptr	Output / 5 bits	-	write address bus to FIFO

emp	Output / 1 bit	Active	Indicates that FIFO is empty
		high	
full	Output / 1 bit	Active	Indicates that FIFO is full
		high	

The read pointer **rd\_ptr** contains the address of the next FIFO location to be read while the write pointer **wr\_ptr** contains the address of the next FIFO location to be written. At reset, both pointers are initialized to point to the first location of the FIFO, **emp** is made high and **full** is made low. If an external device wishes to read data from the FIFO by asserting **rd**, then the controller asserts **rd\_en** only if **emp** is deasserted. A similar logic exists for the write operation. The crux of this design is in determining the conditions which lead to the assertion/deassertion of the **emp** and **full** signals.

a) Write a Systemverilog model. b) Simulate the design using an HDL simulator.

Your testbench should contain the following test scenarios.

- 1. continue to write until full
- 2. continue to read until empty
- 3. Mixing read and write operations