g_core[3].u_core
$paramod$c7028a94f271f07f79e64db65516402f6809ca0d\istrata_core
g_t3_int.u_t3
$paramod$3c6bf11dac3f71b5d5d7430eb6b50a19647a311a\istrata_mem
g_core[2].u_core
$paramod$5a3424cba6e2649df0839b41fab3a8bd1571cde8\istrata_core
u_dev
$paramod$df0d1e61c6f95c30dbaf7c53ca594cd4944de2c1\istrata_dev
g_core[1].u_core
$paramod$385e0b3750a036d077ae9d94c54f18ba7c22d82a\istrata_core
g_core[0].u_core
$paramod$2d352f0add70a806695369f02c5961c5c97e21973a\istrata_core
u_t2
$paramod$191fd44dbe923bf1e8520f03306651ea16d1aaa1\istrata_mem
u_bus
$paramod\istrata_bus\NM=s32000000000000000000000000000000001001
rst
clk
poll_mask [52:48]
poll_mask [36:32]
poll_mask [20:16]
poll_mask [4:0]
ext_t3_addr
ext_t3_beats
ext_t3_amo_op
ext_t3_amo
ext_t3_cmp
ext_t3_wvalid
ext_t3_we
ext_t3_wdata
t_start [0]
t_start [1]
t_start [2]
t_done [0]
t_rdata [63:0]
t_rvalid [0]
t_wready [0]
t_done [1]
t_rdata [127:64]
t_rvalid [1]
t_wready [1]
t_retry [2]
dev_in_push
dev_in_cap
dev_in_ready
uart_rxd
uart_txd
m_done
m_gnt
m_rdata
m_retry
m_rvalid
m_wready
m_addr
m_wdata
m_req
m_space [23:0]
m_cmp [511:448]
m_cmp [383:320]
m_cmp [255:192]
m_cmp [127:64]
m_beats [119:96]
m_beats [167:144]
m_beats [23:0]
m_beats [71:48]
m_op [23:21]
m_op [17:15]
m_op [11:9]
m_op [5:3]
3'011
9'010101010
48'000000000000000000000000000000000000000001
24'000000000000000000000001
t_wready
t_rvalid
t_rdata
t_done
ext_t3_addr
ext_t3_amo
ext_t3_amo_op
ext_t3_beats
t_byte
ext_t3_cmp
t_start
ext_t3_wdata
ext_t3_we
ext_t3_wvalid
am_done
am_gnt
bus_rdata
clk
give_ack
halted_vec
poll_mask
rst
take_cap
take_from
take_hit
tu_done
tu_gnt
tu_retry
tu_rvalid
tu_wready
am_addr
am_cmp
am_op
am_req
am_space
am_wdata
give_cap
give_dst
give_valid
halted
take_any
take_pop
take_req
take_src
tu_addr
tu_beats
tu_byte
tu_req
tu_space
tu_wdata
tu_we
tu_wvalid
addr
amo
amo_op
beats
cmp
start
wdata
we
wvalid
done
rdata
rvalid
wready
m_amo
m_amo_op
m_beats
m_byte
m_cmp
m_op
m_space
m_we
m_wvalid
t_addr
t_amo
t_amo_op
t_beats
t_cmp
t_we
t_wvalid
t_retry