

**Kyle Loyka**  
**Homework 4**  
**ECEN 449-503**  
Due: 26 April 2016

## ASSIGNMENT 4

1. TRANSFER RATE:  $30 \text{ Gb/s} \rightarrow \frac{1 \text{ sec}}{30 \text{ Gb}} = 0.0333 \text{ ns per bit.}$

a) PPM @ 16 values  $\Rightarrow$  need 16 bits for 1 sample

$$(0.0333 \text{ ns})(16) = 0.5333 \text{ ns per sample}$$

• full duplex means two samples sent (per sample period) for a phone call.  $\Rightarrow 1.066666 \text{ ns per sample}$

• Nyquist: 2B sample rate  $\Rightarrow 2(16 \text{ KHz}) = 32 \text{ KHz} \rightarrow 32,000 \text{ samples}$

$$32,000 \cdot 1.066666 \text{ ns} = 34.133 \text{ } \mu\text{s} = \text{time to transfer both samples out of 1 second}$$

$$\frac{1}{34.133 \text{ } \mu\text{s}} \approx \boxed{29296 \text{ calls}}$$

b) PCM @ 16 values  $\Rightarrow$  need 4 bits for 1 sample

$$(0.0333 \text{ ns})(4) = 0.1333 \text{ ns per sample}$$

• full duplex  $\Rightarrow$  1 call:  $0.266666 \text{ ns}$

• Nyquist:  $(32,000 \text{ samples})(0.266666 \text{ ns}) = 8.533 \text{ } \mu\text{s out of 1 sec}$

$$\frac{1}{8.533 \text{ } \mu\text{s}} = \boxed{117192 \text{ calls}}$$

2. frame =  $(32 \cdot 64 + 16) \text{ bits} = 2064 \text{ bits. } \frac{40 \text{ KHz}}{\text{bit}} = 82.56 \text{ KHz}$

need a clock rate of  $82.56 \text{ KHz}$ , with data (a bit) written on the posedge of clk

compile instructions: using

```
vcs -gui loyka_kyle_HW4_q3_tb.v loyka_kyle_HW4_q3.v +v2k -sverilog
```

```
// Kyle Loyka  
// ECEN 449  
// Assignment 3 - Question 3
```

```
module PWM_Converter(  
    input PWMSIG,  
    input ClkSlowPWM,  
    input ClkFast,  
    output reg PPMSIG,  
    output reg ClkSlowPPM  
);
```

```
reg delay;  
reg flag = 0;
```

```
always@(posedge ClkFast) begin  
    delay <= ClkSlowPWM;  
    ClkSlowPPM <= delay;  
end
```

```
always@(posedge ClkFast) begin  
    if(PWMSIG) flag <= 1;  
    else if (!PWMSIG & flag) begin  
        flag <= 0;  
        PPMSIG <= 1;  
    end  
    else if(!PWMSIG & !flag) begin  
        PPMSIG <= 0;  
    end  
end  
endmodule
```

```
// Kyle Loyka  
// ECEN 449  
// Assignment 3 - Question 3  
// TEST BENCH  
`timescale 1ns/1ps
```

```
module PWM_Converter_tb;
```

```
    reg PWMSIG = 0;  
    reg ClkSlowPWM = 0;  
    reg ClkFast;  
    reg PPMSIG;  
    reg ClkSlowPPM;
```

```
    /* instantiate unit under test */  
    PWM_Converter q3(  
        .PWMSIG(PWMSIG),  
        .ClkSlowPWM(ClkSlowPWM),  
        .ClkFast(ClkFast),
```

```

        .PPMSIG(PPMSIG),
        .ClkSlowPPM(ClkSlowPPM)
    );

    /* setting up clocks */
    initial begin
        ClkFast = 1;
        repeat(325)
            #1 ClkFast = ~ClkFast;
    end


    initial begin
        ClkSlowPWM = 0;
        #16
        repeat(18)
            #16 ClkSlowPWM <= ~ClkSlowPWM;
    end


    /* time to drive signals to the module and see the output */
    initial begin

        int sigs[8] = '{1,2,7,8,10,12,15,3};
        #32 PWMSIG = 0;
        for(int i = 0; i < 8; i++) begin
            PWMSIG <= 1;
            #(2*sigs[i]) PWMSIG <= 0; // signals are in units of 2ns
            #(32-(2*sigs[i])) PWMSIG <= 0; //wait the rest of the time
        end
    end


endmodule

```





F1 a b c d e  
F2 b c e u v



(Assume you only have)  
2-input XOR gates

Maximum Gate Delay: 60 ps

Maximum LUT Delay: 100 ps

5. a) i) Worst case, polling condition turns true immediately after the polling cycle finished:  $600 + 900$  [processing] process is already queued  
 $1500 \text{ cycles} \left( \frac{1}{16\text{Hz}} \right) = 1500 \text{ cycles} \left( \frac{1\text{ns}}{1\text{cycle}} \right) = 1.5 \mu\text{s}$  i YES

ii)  $800$  [context switch] +  $900$  [proc it] =  $1700$  cycles  $\rightarrow 1.7 \mu\text{s}$  ii NO

b) i)  $600 + 900 = 1500$  cycles  $\rightarrow 1.5 \mu\text{s}$  i YES

ii)  $800 + 900 = 1700$  cycles  $\rightarrow 1.7 \mu\text{s}$  ii YES