
Kyle Loyka Homework 1ECEN 449-503

Due: 10 February 2016

```
//Kyle Loyka
//ECEN 449 - 503
//Homework 1
//Ouestion 1
`timescale 1ns/1ps /* added tilde (`) */
module BuggyCode(input A, input B, input clock, output C);
     wire flag;
     //reg [7:0] data = 8'b10101011;
     //not needed. changed value to correct bit length identifier.
     reg D; /* changed to reg */
     assign flag = A & B; /* added 'assign' statement */
     And and1(A,B,C); /* module needs name. */
     always @(posedge clock) /* took out the semi-colon */
           begin
                if (flag == 0)
                     begin
                            D \le A + C; /* took out assign, so D only
                                            changes when the desired
                                            conditions are met */
                           //data <= data & 8'b11111111;
                           /* removed. Not needed. why is this even
                           here? The 'data' value will never change */
                      end /* put 'end' statement */
                else
                      D <= \simD; /* since D is only 1 bit, the
                                 subtraction basically inverts the
                                 value of D. */
           end
endmodule
module And(input a, input b, output reg c);
     always @(a or b)
           c <= a & b; /* removed 'assign' assignment since 'c' is a
                           req */
endmodule
```

(PA)	Time	Signal	Event	QUESTION	2
4	<i>=</i> 0	A	0-> (Kyk Loyka	
16	_ 0	ß	1-50		
IX	_ U	Ć.	0-7		
11 /	> (U)	A STATE OF THE PARTY OF THE PAR	1-> O		
	> 10	2	1 -> 0		
1	> 30	**************************************		• •	
\	40	P	0->1		
	740	Annihama mayaraya a a a a a a a a a a a a a a a a	1-0		
-1/2	/ (::0	Q	0-)15//		
\bigvee	70	P	1-> 12		
\setminus	80	, Q	1 > 1 -		
	*80	and a to the second	1->0		
,	790	(C)	1-3		
	40	~			



```
//Kyle Loyka
//ECEN 449 - 503
//Homework 1
//Question 3
`timescale 1ns/1ps
module q3(
     input A,
     input B,
     input C,
     input D,
     output f
     );
     /* internal nets */
     wire e,u,g,h,j,k,m,n,p,q,r,s,t;
     // A*B
     nand n0(e,A,B);
     nand n1(u,e,e); // u = A*B
     // C*D*B
     nand n2(q,C,D);
     nand n3(h,g,B);
     nand n4(j,h,h); // j = C*D*B
     // ~C
     nand n5(k,C,C); // k = \simC
     // A*~C
     nand n6(m,A,k);
     nand n7 (n, m, m); // n = A*~C
     // (AB) + (CDB)
     nand n8(p,u,u);
     nand n9(q,j,j);
     nand n10(r,q,p); // r = [AB + BCD]
     // [(AB) + (CDB)] + (A*~C)
     nand n11(s,n,n);
     nand n12(t,r,r);
     nand n13(f,s,t); // f = AB + CBD + A*\sim C
```

endmodule

DUESTION 4 X XXXX XXXX XXXX XXXX XXXX A write data- Pobolifo portif I B_read_data-port Pofre A read data got

C | Sand reviewe

.

```
//Kyle Loyka
//ECEN 449 - 503
//Homework 1
//Question 4,b
`timescale 1ns/1ps
module communication module(
  inout D, // allows D to read and write
  input C,
 input read data port,
  output write data port
  /* module to handle communications of ONE module */
  /\star when C is high, take data from the write data port and send it
     through D */
  bufif1 write(D, write data port, C);
  /\star when C is low, read data from D and output it to read data port
  bufif0 read(read data port,D,C);
endmodule
```