# Kyle Loyka Lab 3 Report

ECEN 449-503

Due: 15 February 2016

#### Introduction

The purpose of this lab was to familiarize ourselves with creating a hardware module to use with software on the FPGA board.

#### **Procedure**

In this lab, a hardware module was used to compute the product of two unsigned integers. By following the instructions in the lab manual, the custom peripheral was added to PLB. The XPS program generated a Verilog file to describe this hardware block. The block had 3 registers. Two were designated as the input (multiplicand) values, with the third register reserved for output (the product of the two inputs).

C code was written to write data to the input registers and read data from the output register. The code iterated through several combinations of inputs and recorded the outputs.

## Results / Q&A

The project functioned as intended.

- (A) The purpose of the temporary register was to act as a delay. Without the temporary register, the multiplication block would not be stable.

  The output of the multiplication block updates at the positive edge of every clock signal. The multiplication circuit takes a longer time to complete. Without the temporary register, the output of the block is assigned a value before the multiplication circuit has finished. The temporary register allows the multiplication block to meet the physical time constraints of the circuit.
- **(B)** When the product of *slv\_reg0* and *slv\_reg1* is larger than 2<sup>32</sup>, the multiplication block will produce incorrect output. This is because the multiplication block only supports 32 bit unsigned numbers. If the product of two numbers cannot be represented in 32 bits, then the output will be incorrect. This is known as an overflow.

To fix the overflow there are four cases:

- I. If the most significant bit of slv\_reg0 and slv\_reg1 are both 0, then there will not be an overflow.
- II. If the most significant bit of slv\_reg0 and slv\_reg1 are both 1, then there will be an overflow.
- III. If one of the most significant bits is 0 and the other is 1, look at output register.
  - i. If the most significant bit of the output register is 1, then there will not be an overflow.
  - ii. If the most significant bit of the output register is 0, then there will be an overflow.

Using Verilog (assume values of *slv\_reg0*, *slv\_reg1*, and *slv\_reg2* are in reg0,reg1,reg2 respectively):

```
if (reg0[31] == 0 && reg1[31] == 0) // do nothing
if (reg0[31] == 1 && reg1[31] == 1) {
    $display("OVERFLOW");
    reg2 = 0;
}
if ((reg0[31] == 1 && reg1[31] == 0) ||
    (reg0[31] == 0 && reg1[31] == 1) ) {
    if (reg2[31] == 0) {
        $display("OVERFLOW");
        reg2 = 0;
    }
}
```

## **Conclusion**

This lab provided a strong foundation for mixing Verilog with C code. Knowledge and understanding was gained as to how hardware blocks can be incorporated into C level code.

```
// Kyle Loyka
// ECEN 449
// Lab 3
// lab3.c
#include<xparameters.h>
#include<multiply.h>
int main(){
unsigned int input 1 = 0;
unsigned int input 2 = 0;
unsigned int output = 0;
/* calculating product of various input values */
for ( ; input1 < 17; input1++){</pre>
     // put inputs into registers
     MULTIPLY mWriteSlaveReg0(XPAR MULTIPLY 0 BASEADDR, 0, input1);
     MULTIPLY mWriteSlaveReg1(XPAR MULTIPLY 0 BASEADDR, 0, 16-input1);
     // read output from hardware
     output = MULTIPLY mReadSlaveReg2(XPAR MULTIPLY 0 BASEADDR, 0);
     xil printf("%d x %d = %d\n\r", input1,16-input1,output);
}
input1 = 0;
/* calculating squares */
for ( ; input1 < 17; input1++) {</pre>
     // put inputs into registers
     MULTIPLY mWriteSlaveReg0(XPAR MULTIPLY 0 BASEADDR, 0, input1);
     MULTIPLY mWriteSlaveReg1(XPAR MULTIPLY 0 BASEADDR, 0, input1);
     // read output from hardware
     output = MULTIPLY mReadSlaveReg2(XPAR MULTIPLY_0_BASEADDR, 0);
     xil printf("%d x %d = %d\n\r", input1,input1,output);
}
return 0;
```

```
module user logic
 // -- ADD USER PORTS BELOW THIS LINE ------
 // --USER ports added here
 // -- ADD USER PORTS ABOVE THIS LINE -----
 // -- DO NOT EDIT BELOW THIS LINE -----
 // -- Bus protocol ports, do not add to or delete
 Bus2IP Clk,
                               // Bus to IP clock
                               // Bus to IP reset
 Bus2IP Reset,
                               // Bus to IP data bus
 Bus2IP Data,
 Bus2IP BE,
                               // Bus to IP byte enables
                               // Bus to IP read chip enable
 Bus2IP RdCE,
 Bus2IP WrCE,
                              // Bus to IP write chip enable
                               // IP to Bus data bus
 IP2Bus Data,
                               // IP to Bus read transfer
 IP2Bus RdAck,
acknowledgement
 IP2Bus WrAck,
                              // IP to Bus write transfer
acknowledgement
 IP2Bus Error
                              // IP to Bus error response
 // -- DO NOT EDIT ABOVE THIS LINE -----
); // user logic
// -- ADD USER PARAMETERS BELOW THIS LINE ------
// --USER parameters added here
// -- ADD USER PARAMETERS ABOVE THIS LINE -----
// -- DO NOT EDIT BELOW THIS LINE ------
// -- Bus protocol parameters, do not add to or delete
parameter C SLV DWIDTH
                                    = 32;
parameter C NUM REG
                                    = 3;
// -- DO NOT EDIT ABOVE THIS LINE -----
// -- ADD USER PORTS BELOW THIS LINE -----
// --USER ports added here
// -- ADD USER PORTS ABOVE THIS LINE -----
// -- DO NOT EDIT BELOW THIS LINE -----
// -- Bus protocol ports, do not add to or delete
input
                                      Bus2IP Clk;
input
                                      Bus2IP Reset;
         [0 : C SLV DWIDTH-1]
input
                                     Bus2IP Data;
         [0 : C SLV DWIDTH/8-1]
                                    Bus2IP_BE;
Bus2IP_RdCE;
input
input
         [0 : C NUM REG-1]
input
         [0 : C NUM REG-1]
                                     Bus2IP WrCE;
      [0 : C_SLV_DWIDTH-1]
                                     IP2Bus Data;
output
output
                                      IP2Bus RdAck;
output
                                      IP2Bus WrAck;
output
                                      IP2Bus Error;
// -- DO NOT EDIT ABOVE THIS LINE ------
```

```
//----
// Implementation
//-----
 // --USER nets declarations added here, as needed for user logic
 // Nets for user logic slave model s/w accessible register example
 reg [0 : C SLV_DWIDTH-1] slv_reg0;
                                    slv_reg1;
slv_reg2;
slv_reg_write_sel;
          [0 : C_SLV_DWIDTH-1]
[0 : C_SLV_DWIDTH-1]
 reg
          [0:2]
 wire
 wire
          [0:2]
                                      slv reg read sel;
          [0 : C SLV DWIDTH-1]
                                      slv ip2bus data;
 reg
 wire
                                      slv read ack;
 wire
                                       slv write ack;
 integer
                                       byte index, bit index;
 // --USER logic implementation added here
     /* LAB 3 code added here */
     reg [0: C SLV DWIDTH-1] tmp reg;
     always @(posedge Bus2IP Clk) begin
         // Reset conditions
         if (Bus2IP Reset == 1) begin
              slv reg2 <= 0;
              tmp_reg <= 0;</pre>
              end
         // multiplication logic
         else begin
              tmp reg <= slv reg0*slv reg1;  // multiply inputs</pre>
              slv reg2 <= tmp reg;  // output result to</pre>
register
              end
         end
 // -----
 // Example code to read/write user logic slave model s/w accessible
registers
 //
 // Note:
 // The example code presented here is to show you one way of
reading/writing
 // software accessible registers implemented in the user logic slave
model.
 // Each bit of the Bus2IP WrCE/Bus2IP RdCE signals is configured to
correspond
 // to one software accessible register by the top level template.
For example,
 // if you have four 32 bit software accessible registers in the user
logic,
```

```
// you are basically operating on the following memory mapped
registers:
 //
       Bus2IP_WrCE/Bus2IP_RdCE Memory Mapped Re-
"1000" C_BASEADDR + 0x0
  //
                                Memory Mapped Register
  //
  //
                        "0100" C BASEADDR + 0x4
                        //
  //
                        "0001" C BASEADDR + 0xC
  //
  // -----
  assign
    slv reg write sel = Bus2IP WrCE[0:2],
    slv reg read sel = Bus2IP RdCE[0:2],
    slv_write_ack = Bus2IP_WrCE[0] || Bus2IP_WrCE[1] ||
Bus2IP WrCE[2],
    slv read ack = Bus2IP RdCE[0] || Bus2IP RdCE[1] ||
Bus2IP_RdCE[2];
  // implement slave model register(s)
  always @( posedge Bus2IP Clk )
   begin: SLAVE REG WRITE PROC
      if ( Bus2IP Reset == 1 )
       begin
         slv reg0 <= 0;
         slv req1 <= 0;
//
       slv reg2 <= 0;
       end
      else
       case ( slv reg write sel )
          3'b100 :
           for (byte index = 0; byte index <= (C SLV DWIDTH/8)-1;
byte index = byte index+1 )
             if ( Bus2IP BE[byte index] == 1 )
               for ( bit index = byte index*8; bit index <=
byte index*8+7; bit index = bit index+1)
                 slv reg0[bit index] <= Bus2IP Data[bit index];</pre>
          3'b010:
           for (byte index = 0; byte index <= (C SLV DWIDTH/8)-1;
byte index = byte index+1 )
             if ( Bus2IP BE[byte index] == 1 )
               for ( bit index = byte index*8; bit index <=</pre>
byte index*8+7; bit index = bit index+1)
                 slv reg1[bit index] <= Bus2IP Data[bit index];</pre>
//
          3'b001 :
           for (byte index = 0; byte index \leq (C SLV DWIDTH/8)-1;
byte index = byte index+1 )
             if ( Bus2IP BE[byte index] == 1 )
//
//
               for (bit index = byte index*8; bit index <=
byte index*8+7; bit index = bit_index+1 )
                 slv reg2[bit index] <= Bus2IP Data[bit index];</pre>
```

```
default : ;
     endcase
 end // SLAVE REG WRITE PROC
// implement slave model register read mux
always @( slv_reg_read_sel or slv_reg0 or slv_reg1 or slv_reg2 )
 begin: SLAVE REG READ PROC
   case ( slv reg read sel )
     3'b100 : slv ip2bus data <= slv reg0;
     3'b010 : slv ip2bus data <= slv reg1;</pre>
     3'b001 : slv ip2bus data <= slv reg2;</pre>
     default : slv_ip2bus_data <= 0;</pre>
   endcase
 end // SLAVE REG READ PROC
// -----
// Example code to drive IP to Bus signals
// -----
assign IP2Bus Data = slv ip2bus data;
assign IP2Bus_WrAck = slv_write_ack;
assign IP2Bus RdAck = slv read ack;
assign IP2Bus Error = 0;
```

endmodule

## Kermit Output

- $0 \times 16 = 0$
- $1 \times 15 = 15$
- $2 \times 14 = 28$
- $3 \times 13 = 39$
- $4 \times 12 = 48$
- $5 \times 11 = 55$
- $6 \times 10 = 60$
- $7 \times 9 = 63$
- $8 \times 8 = 64$
- $9 \times 7 = 63$
- $10 \times 6 = 60$
- $11 \times 5 = 55$
- $12 \times 4 = 48$
- $13 \times 3 = 39$
- $14 \times 2 = 28$
- 15 x 1 = 15
- $16 \times 0 = 0$
- $1 \times 1 = 1$
- $2 \times 2 = 4$
- $3 \times 3 = 9$
- $4 \times 4 = 16$
- $5 \times 5 = 25$
- $6 \times 6 = 36$
- $7 \times 7 = 49$
- $8 \times 8 = 64$
- $9 \times 9 = 81$
- $10 \times 10 = 100$
- $11 \times 11 = 121$
- $12 \times 12 = 144$
- $13 \times 13 = 169$
- $14 \times 14 = 196$
- $15 \times 15 = 225$
- $16 \times 16 = 256$