Bug-4 Report Group-8

- 1. Failing Test name read miss dcache on CPU1
- 2. Test description (Describe the planned scenario and the expected result)

Performed read operation on data cache for CPU1 and verified whether we are getting data from level- 2 cache or not

3. Debbuging:

Error message:

```
.addr_bus_lv1_lv2(addr_bus_lv1_lv2),

xmelab: *W,CUVMPW (../design/lv1/cache_lv1_multicore.sv,165|81): port sizes differ in port connection (32/15).


.addr_bus_cpu_lv1(addr_bus_cpu_lv1_1),

xmelab: *W,CUVMPW (../design/lv1/cache_lv1_multicore.sv,167|83): port sizes differ in port connection (32/15).
```

This above messaged was observed while compiling, this gave the idea to run the read miss dcache on CPU1.


4. Failing assertion that helped you identify the bug

Even though addr_bus_cpu_lv1_1[31:0] shows address 32'h50000000, it is not reflected in addr_bus_lv1_lv2[31:0] due to which lv2_rd is not asserted. This can be observed in the waveform.



5. Erroneous RTL file name: cache_lv1_multicore.sv

- 6. Lines of RTL file responsible for the bug (mention the line numbers and lines of the bug): Line 140 .ADDR_WID(INDEX_MSB)
- 7. Corrected RTL code (only mention the corrections)-Line no – 140 - .ADDR_WID(ADDR_WID)
- 8. Corrected Waveform (Waveform after bug fix):



log file:

