# COMPILER CONSTRUCTION CS F363

BITS Pilani, Dubai Campus





#### Basic Blocks & Flow Graphs

The representation is constructed as follows:

- Partition the intermediate code into basic blocks, which are maximal sequences of consecutive three-address instructions with the properties that
  - (a) The flow of control can only enter the basic block through the first instruction in the block. That is, there are no jumps into the middle of the block.
  - (b) Control will leave the block without halting or branching, except possibly at the last instruction in the block.
- The basic blocks become the nodes of a flow graph, whose edges indicate which blocks can follow which other blocks.





### Basic Blocks & Flow Graphs

Algorithm 8.5: Partitioning three-address instructions into basic blocks.

INPUT: A sequence of three-address instructions.

**OUTPUT**: A list of the basic blocks for that sequence in which each instruction is assigned to exactly one basic block.

- 1. The first three-address instruction in the intermediate code is a leader.
- Any instruction that is the target of a conditional or unconditional jump is a leader.
- Any instruction that immediately follows a conditional or unconditional jump is a leader.





#### Sample Intermediate Code

- 1) i = 1
- 2) j = 1
- 3) t1 = 10 \* i
- 4) t2 = t1 + j
- 5) t3 = 8 \* t2
- 6) t4 = t3 88
- 7) a[t4] = 0.0
- 8) j = j + 1
- 9) if j <= 10 goto (3)
- 10) i = i + 1
- 11) if i <= 10 goto (2)
- 12) i = 1
- 13) t5 = i 1
- 14) t6 = 88 \* t5
- 15) a[t6] = 1.0
- 16) i = i + 1
- 17) if i <= 10 goto (13)

Leaders: 1, 2, 3, 10, 12, 13

B1: 1

B2: 2

B3: 3-9

B4: 10, 11

B5: 12


B6: 13 - 17





#### Flow Graphs

```
Leaders: 1,
                            2, 3, 10, 12,
     t1 = 10 * i
                            13
     t2 = t1 + j
     t3 = 8 * t2
                            B1: 1
     t4 = t3 - 88
                            B2: 2
     a[t4] = 0.0
                            B3: 3-9
     j = j + 1
                            B4: 10, 11
     if j <= 10 goto (3)
                            B5: 12
10)
     i = i + 1
                            B6: 13 - 17
11)
     if i <= 10 goto (2)
12)
     i = 1
13)
     t5 = i - 1
14)
     t6 = 88 * t5
     a[t6] = 1.0
15)
16)
     i = i + 1
17)
     if i <= 10 goto (13)
```





- A simple code generator
- Input: A three-address code basic block with possible temporaries local to the block

- t,u,v are temporaries local to the block
- a, b, c, d are program variables





#### Machine Instructions for Operations

For a three-address instruction such as x = y + z, do the following:

- 1. Use getReg(x = y + z) to select registers for x, y, and z. Call these  $R_x$ ,  $R_y$ , and  $R_z$ .
- If y is not in R<sub>y</sub> (according to the register descriptor for R<sub>y</sub>), then issue an instruction LD R<sub>y</sub>, y', where y' is one of the memory locations for y (according to the address descriptor for y).
- Similarly, if z is not in R<sub>z</sub>, issue and instruction LD R<sub>z</sub>, z', where z' is a location for z.
- Issue the instruction ADD R<sub>x</sub>, R<sub>y</sub>, R<sub>z</sub>.





#### **Machine Instructions for Copy Statements (x = y)**

- We assume that getReg will always choose the same register for both x and y.
- If y is not already in that register Ry, then generate the machine instruction LD Ry, y
- If y was already in Ry, we do nothing.





#### **Ending the Basic Block**

- If the variable is a temporary used only within the block, when the block ends, we can forget about the value of the temporary and assume its register is empty.
- However, if the variable is live on exit from the block, or if we don't know which variables are live on exit, then we need to assume that the value of the variable is needed later.
- In that case, for each variable x whose address descriptor does not say that its value is located in the memory location for x, we must generate the instruction ST x,R where R is a register in which x's value exists at the end of the block.





#### Updating the Data Structures

- 1. For the instruction LD R, x
  - (a) Change the register descriptor for register R so it holds only x.
  - (b) Change the address descriptor for x by adding register R as an additional location.
- 2. For the instruction ST x, R, change the address descriptor for x to include its own memory location.
- 3. For an operation such as ADD  $R_x$ ,  $R_y$ ,  $R_z$  implementing a three-address instruction x = y + z
  - (a) Change the register descriptor for R<sub>x</sub> so that it holds only x.
  - (b) Change the address descriptor for x so that its only location is R<sub>x</sub>. Note that the memory location for x is not now in the address descriptor for x.
  - (c) Remove R<sub>x</sub> from the address descriptor of any variable other than x.
- 4. When we process a copy statement x = y, after generating the load for y into register  $R_y$ , if needed, and after managing descriptors as for all load statements (per rule 1):
  - (a) Add x to the register descriptor for R<sub>y</sub>.
  - (b) Change the address descriptor for x so that its only location is R<sub>y</sub>.





## Simple Code generator- example

a	b	С	d	t	u	v
a	ъ	Ċ	d			

SUB R2, R1, R2

LD R1, a LD R2, b

a

a, R1


d

R2

$$v = t + u$$
ADD R3, R2, R1

$$a = d$$
  
LD R2, d

exitST a, R2 ST d, R1







R1 R2 R3 a b c d t u v

t = a - b LD R1, a LD R2, b SUB R2, R1, R2

				a t	<b>a</b> ,	R1 b	С	l R2		
	RI	R2	R3	a	b	С	d	t	u	٧
LD RI, a	a			a, R I	b	С	d			
LD R2, b	a	b		a, R I	b, R2	С	d			
SUB R2, R1, R2	a	t		a, R I	b	С	d	R2		





u = a - c LD R3, c SUB R1, R1, R3 a, R1 b c d R2

u t c

a b c, R3 d R2 R1

	RI	R2	R3	a	b	С	d	t	u	V
Previous	a	t		a, R I	b	С	d	R2		
LD R3, c	a	t	С	a, R I	b	c, R3	d	R2		
<b>SUB</b> RI, R1, R3	u	t	С	a	b	c,R3	d	R2	RI	





v = t + u ADD R3, R2, R1

u t v a b c d R2 R1 R3

c, R3

	RI	R2	R3	a	b	C	d	t	u	V
Previou s	u	t	С	a	b	c,R3	d	R2	RI	
ADD R3 , R2 , RI	u	t	٧	a	b	С	d	R2	RI	R3





R1

a ≈ d LD R2, d

u a, a v   kz   b   c   a, kz   ki   ko	u.	a, d	v	R2	Ъ	С	d, R2	R1	R3
---	----	------	---	----	---	---	-------	----	----

	RI	R2	R 3	a	b	С	d	t	u	v
Previo	u	t	٧	a	b	С	d	R2	RI	R3
us										
LD R2, d	u	d, a	٧	R2	b	С	d,R2		RI	R3





d = v + u ADD R1, R3, R1

d	a.	v

R2	Ъ	С	R1			R3
----	---	---	----	--	--	----


	RI	R2	R3	a	b	С	d	t	u	V
Previo us	u	d, a	٧	R2	b	С	d,R2		RI	R3
ADD RI, R3, RI	d	a	٧	R2	b	С	RI			R3





exit

ST a, R2 ST d, R1



a, R2	Ъ	С	d, R1		R3
		-		 	

	RI	R2	R3	a	b	С	d	t	u	V
Previou	d	a	V	R2	b	С	RI			R3
ST a,R2	d	a	٧	a, R2	b	С	RI			R3
ST d, RI	d	a	٧	a,R2	b	С	d,R1			R3



