


11-04-23

By default → if not specified, memory is byte organized,
(8-bit)


Memory Interface



$$1K = 1024 = 2^{10}$$

$$\{ 2K \Rightarrow 2048 = 2^{11} \}$$

→ 11 address lines
(A₀-A₁₀)



Cluster:

000

→ but
can only
have 99

2⁹

in 1 cluster
chips

will only check
specific cluster (not all)

145

0th Cluster

1st Cluster

2nd Cluster

000 → 099 | 100 - 199 | 200 - 299

various from 00-99

in 1st cluster

(∴ only check 0, 1, 2 to see in which cluster)
[remaining: unused state]

Q. Use 2K Byte memory to interface 8K bytes of memory in 8088

→ will have to use 4 2K chips
↓
 $2048 = 2^{11}$

2K chip → 11 address lines

In previous example: 100 in each 1s decimal $\Rightarrow 10^2 \rightarrow 00 - 99$ (varying)

→ $2^{11} \rightarrow$ 11 bits in each cluster:
(Binary)

000 0000 0000 → 000

111 1111 1111 → FFF

just
wide for more

{ like 00-99 }

$$8K \rightarrow 8 \times 1024$$

$$= 8 \cdot 2^3 \cdot 2^{10}$$

= $2^{13} \rightarrow$ 13 address lines → 11 will go to each cluster
→ 13, 12 will help to identify with
which chip (cluster) column

{ 4 chips needed }


RAM1: $00000_H \rightarrow 00\text{FFF}_H$ 0^{th} → 00 \downarrow $A_{11}-A_{12}$

RAM2: $00800_H \rightarrow 00\text{FFF}_H$ 1^{st} 01


RAM3: $01000_H \rightarrow 01\text{FFF}_H$ 10 1^{st} cluster

RAM4: $01800_H \rightarrow 01\text{FFF}_H$ 11

A_0-A_{10}
 $A_{16}-A_{19} \rightarrow 0$ overall



This
decodes clusters



$A_{11}-A_{19} \rightarrow$ can be used different range b/w chip / to decoder

with decoder

18-04-23

Q. Design a memory system for 8088 processor

ROM section using 2732 chip for an address $00000H - 02FFFFH$


RAM section using 4016 chip for an address $03000H - 08FFFFH$

Design memory interface using absolute address

ROM size: $\frac{32}{8} K = 4K \rightarrow 2^11 = 2^{12}$ bits - 12^{1's}
 $\downarrow 2-2K \uparrow$

RAM size: $\frac{16}{8} = 2K = 2^{11}$

Address



| | |
|-----------------------------|-------|
| 0000 0000 0000 0000 | 01000 |
| 11011011 11000000 0000 0000 | 02000 |
| 0011 0000 0000 | 03000 |

| | |
|-----------|--------|
| 0011 1000 | 038000 |
|-----------|--------|

A₁₁, 12, 13

$4K \rightarrow 2^{12} \rightarrow A_0 - A_{11}$
 $2K \rightarrow 2^{11} \rightarrow A_0 - A_{10}$



A₁₀: common

* $A_0 - A_{10} \rightarrow$ Address lines
H, 12, 13

17-04-23

can only go 0 or 1 at a time

if 00₁₆ high → [000] → All rest high
low → [000] → All rest high
(off)



8086 → 20 bit Address Bus, 1MB

80286 → 24 bit Address Bus, 16MB

should take
lower

Q. MOV [48+A_H], BX

BL → 437A (8b)

BH → 437B (8b)


(C₀₈₃)

previously → 1 address over 1 chip

now → 1 address over 2 chips
(bank)

address
(2¹⁶)

[even should be with D₀-D₇
else with odd
it will
need
2 cycles]



must divide address
to 2 banks (chips)

8 bit → D₀-D₇


8 bit → D₈-D₁₅ → BHE high
or
Bus High enable (for higher bits)

8 bit → D₀-D₁₅ →

in 8086 →

8086 → we split

continuous
addresses



A₁-A₁₄

(do choose b/w even/odd)

as it will activate
both

as it will activate
both

1 at a time only!
(we need to activate both)

Example


memory chips 2KB each,

Interface 4K 2716 (ROM) starting at 00000_H , 8K 6116 (SRAM) starting at 08000_H


$\rightarrow \text{ROM size! } \frac{16}{16} = 1K \rightarrow 2 \text{ chips needed}$

$\rightarrow \text{SRAM } \frac{16}{16} = 1K \rightarrow 8 \text{ chips needed}$

ROM@: 000000_H



(one-chip: 2K even)
onechip: 2K odd
 $\rightarrow 4K \text{ address space}$



*Address space = double size of chip)

$$4K \rightarrow 2 \times 2K$$

12K
4K 4K 4K

(more capacity)

Q1 Interface 1M of SRAM to 8086 , chips of size 256 K

Starting 00000 H
Ending FFFFF H





10⁶

$$2^6 \rightarrow 64$$

I
all
varying

2844

even odd ~~anwips~~



Q12Bnrefal 16 K RAM to 8086 starting 00000
16V (2-chips)

Chips ~~2K~~ 2K (4chips) and 4K (2chips)

$4K \xrightarrow{2^2} 8K$ → 2 address space

RAM1 , RAM2
0000 - 0000

2^10 \rightarrow 4 Kbytes \rightarrow 4 address space
RAM 3, RAM 4, RAM 5

~~SP 74~~
ROM 5 / ROM 6
PAM 1: 00

RBM 1:

1

RBM 2

10

RBM 3

187

16K

8K

8K

RAM 3

RAM 2

RAM 1

4K

4K

2K

2K

2K

2K

1K

1K

1K

1K

we need
4K as well!

$00000_H - 00FFF_H$ (4K) → $0000, 0001, \dots, 000B, 000C, 000D, 000E$

$01000_H - 01FFF_H$ (4K) → $0100, 0101, \dots, 010F, 0110, 0111, \dots, 01FF$

01000H → 01FFFFH (4K) → 01FFF
02000H → 08FFFFFF (8K) → 01FFF
↓
→ 02000, 02002, ..., 02FFF

~~A₁₀ A₉ A₈ A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀~~
 RAM
 00 00 0 200 0 0 0 0 0 0 0 0 0 0 0 0 0


19-04-23

↓
 00 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 RAM 1


RAM 2

00 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 00 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 RAM 3

A₁₂, A₁₃



Only
 next
 address
 toggle
 = 2¹²
 = 4096
 now and → decade
 combination
 } RAM 3
 hence AND
 as 2 combination



N/3²
 + m > 1 → necessary operation
 used for
 address

× lines
 address =
 of memory
 space

~~14-04-23~~


24 address lines

Memory interfacing using 80286

Q. 8K of ROM to 80286 starting 080000H - 2X chips available

ROM1 : 080000 - 08FFFFH

ROM2 : 080000 - 08FFFFH




ROM1 : 080000, 080002, 080004, ..., 08FFFFH

ROM10 : 080000, 080003, 080005, ..., 08FFFFH

ROM2 : 090000, 090002, 090004, ..., 09FFFFH

ROM20 : 090001, 090003, 090005, ..., 09FFFFH



25-04-23

If diff sizes \rightarrow e.g: 32K: A₁-A₁₅
64K: A₁-A₁₆ \rightarrow 16 for address/
decoding

Tutorial Ques - 7

8086

- | | | | |
|----|-------|-----|-----------------------|
| Q1 | 256 K | ROM | 5000 00000 |
| | 256 K | ROM | 60000 |
| | 256 K | RAM | 60000 |

chips: 64 K,

RDM 256 (00000)

Row 1: 0 0 0 0 0

2012: 2000

A₁₆-A₁₉

Diagram illustrating memory organization:


- Address 1: Value FFFF
- Address 3: Value FFFF

A₁₆, A₁₇

RDM 256 (0000)

ROM3: 0000 - DFFF

ROM4: E0000 - FFFFF




256 (60000)

RAM: 60000 - FFFFFF

RAM1: 80000 - 9FFFF

A 16, 17, 18) 19




27-04-23

Interrupt flag should be high

Interrupts

↑ if high → checks for condⁿ before responding



↳ Processor checks status of NMI/INTR AFTER END of every instruction
(Checking for any interrupt)

Software execution of INT instruction

Interrupt

→ TRAP : INT 01 {vector number}
 {interrupt program after each instruction {halts {waits for next command}}

→ exception (error) in program

→ Works similar to subroutines ↳ ~~interrupt service routine~~ (ISR)

- ① device sends INT signal
 - ② M/F sends INTA signal
 - ③ device sends back To device vector number
- Pushes content of flag into stack
- Trap Flag, Interrupt flag cleared
- pushes current CS to stack
- pushes current IP to stack

{PUSH DS }

{POP CS }

- ④ device sends back vector number
 - ⑤ branches to ISR
- under INT 03 commands

INT

→ 0-15
→ 16-31

→ $2^4 \rightarrow 256$ possible
→ 10^7 to 10^8

[INT 00... → INTFF...]

First 1K memory space (0000-00FFH)
allocated for interrupt

CS → 16b
IP → 16b
4 memory space
 $4 \times 256 = 1024$
1K memory

• INT 00H → 000000 000001 IP 0
 { Each seg
 in interrupt requir'X
 4 memory location
 to EC, IP }

• INT 09 → 00000C 000000 IP 03
 { 3 × 4 = 12
 Lc () }

• INT 0 → Divide by zero error interrupt
 ↳ quotient too large for AL / AX

• INT 1 → single step interrupt
 when TR high / press RT → program executed line by line

• INT 2 → NMI

• INT 3 → Breakpoint / exit

• INT 4 → INTO { overflow flag checked }

MOV AX, —
 ADD AX, BX OF = 1 OF = 0
 INTO / NOP ↓ INTO executed ↓
 SEP → TO SKIP → NO operation

(B → no segment)
 (C stack overflow)

• INT 5 → BOUND
 BOUND AX, [SI]

• INT 7 → Co-processor not available
 (e.g. to do float operation: up to 286 Co-processor)

• INT 6 → Invalid opcode

• INT 8 → Double fault (more than 1 fault)

• INT 9 → Co-processor segment overrun
 (prot mode 18082)
 ↓ Co-processor
 Displacement
 cannot be more
 than 64K
 (FF FF FN)

01-05-23

INT 11 → Alignment error { starting address not even }
(486, interrupt)

(1-I → clear IR → 0

STI → set $\mathbb{R} \rightarrow$

System

When resetting ~~desire~~, $\underline{f=0}$

Dewey connected to INTJ

pin (e.g. Keyboard)

↳ generally it's seen
we do number

vectorising of INT R

- Keyboard sends vector signal to data bus

via \hookrightarrow Latex



↳ ex: If we could no,


Similarly, mouse

↳ Eg: FF w/ 601 no.

How to connect

more than one device (with INT R)

vector no. ↗
→ sends INTA back



ppd diff. dem' er

interrupt request


High
(any one is low) $\text{NAND} \rightarrow \text{High}$)
↓
INT \rightarrow High

~~Left all night~~


(Devices active low)

EE-2010

| | vector numbers | F E |
|--------------------|----------------|---------|
| $\overline{IRQ_0}$ | 000000 | 1111110 |
| $\overline{IRQ_1}$ | 1111110 | 0000000 |
| $\overline{IRQ_2}$ | 1111011 | 1111000 |
| $\overline{IRQ_3}$ | 1111011 | |
| $\overline{IRQ_4}$ | 1110111 | |
| $\overline{IRQ_5}$ | 1101111 | |
| $\overline{IRQ_6}$ | 1011111 | |
| $\overline{IRQ_7}$ | 0111111 | 1111111 |



→ only one device should raises +



02-05-28


Memory mapped I/O

IN and OUT instructions are not used

I/O interfacing


input device

e.g. switch



output device

e.g. LED



IN instruction

(from I/O mapped I/O) → separate address for memory

→ Dedicated address for Input/Output

IN Destination, Source

(accumulator)

where

address of device is connected
(I/O)

IN $EAX, 04H$

$MOV DX, 2000H$ (MOV not for device, only memory)

IN $AL, 00H$

→ Fixed port address: 8 bit ($2^8 = 256$ devices)

IN $AX, 20H$

→ variable address: 16 bit (> 256 devices)

16 bit
device

AX, DX

8 bit
device

AL, DX

variable
addressing

$\underline{8}, \underline{16}$

32 bit
device

EAX, DX

$\underline{8}, \underline{8}$

$\underline{16}, \underline{16}$

$\underline{16}, \underline{8}$

→ similarly for OUT


OUT $05H, AL$

OUT DX, AL


different order of priority

04-05-29

Even Address



Odd Address



Buffers

↳ To isolate input devices from global data bus


[Output devices
→ latch]

Interface I/O to MP

data sent out by MP, the data on the data bus must be latched

Data provided by the MP available only for 50-100μs

Similarly data sent into port/memory should be buffered




Latch → always active when enable = 1

Connect set of 8 LEDs to address 9CH
OUT 9CH, AL

∴ To turn on
odd LEDs

1 3 5
10 10 1 ~




How will it recognize it is an IO signal & not memory loc

→ → H/SO → should be 0

Design ~~AI~~ ~~9CH~~



OUT ~~AI~~ ~~9CH~~
89u, AL

up to 8 LED'S \rightarrow AL
 $> 8 \rightarrow AX$



IN AL, 9CH



Buffer



08-05-23

Q.1 Circuit to connect 8LED's to address $\#AB_H$

As OUT AB_H , AL
↳ latch
output needed for long time



Q.2

→ port address
OUT PA, ACC
↳ Accumulator (8 bits)


OUT 6AH, AL

0110
1010
→ fixed addressing

Q.3

IN AL, PA
→ Accumulator

IN AL, C3H




Q.4 An 8bit output device is connected using variable addressing mode
The format of the instruction will be:

MOV DX, 2000H
OUT DX, AL

OUT DX, AX
OUT BX, EAX

variable addressing
(generally DX used)

Programmable Peripheral Interface



Types of I/O Transfer


Simple

- Just data transfer

Handshake

- Check for device readiness
- Then transfer

C → mode 0
B → mode 0, mode 1
A → mode 0,
mode 1,
mode 2



(e.g.: Handshake
bus
input
{
output})

09-05-23

Control Word

| D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |
|-----------------|----------------|----------------|----------------|-----------------|----------------|-------------------|-----------------|
| 1 - I/O mode | | Port A - mode | Port A | Port C upper | Port B mode | Port B 1 - I/O | Port C lower |
| | | 00 - mode 0 | 1 - I/O | 1 - I/O | 0 - Mode 0 | 0 - I/O | 1 - I/O |
| | | 01 - mode * | 0 - I/O | 0 - I/O | 1 - Mode 1 | | 0 - I/O |
| | | 1X - Mode 2 | | | | | |

Group A

Group B


[control word new
by show 85]

~~Explain~~

Eg: What is mode & I/O configuration for ports A, B & C of 8255A after register is loaded with 82H

82
 ↓
 1000 00010

| D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |
|----------------|----------------|----------------|----------------|----------------------|----------------|----------------|----------------------|
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| ↓ | ↓ | ↓ | ↓ | ↓ | ↓ | ↓ | ↓ |
| 240 | | A → Mode 0 | A ↓ I/O | C ₄ - off | B ↓ Mode 0 | B → I/O | C _L → 010 |



(if nothing mentioned)
simple mode of operation

Eg: Find the control word

$$PA = \text{out}$$

$$PB = \text{in}$$

$$PC_0 - PC_3 = \text{in} \quad (\text{CL})$$

$$PC_4 - PC_7 = \text{out} \quad (\text{CU})$$


If nothing mentioned
 (assume simple mode
 of operation)
 ↓ mode 0

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

$8 \ 3H$

10-05-23

Eg: Read 12 switches & display switch condition on 12 LED's with 8255H



HP [PA - 8 bit
LPC - 4 bit]


LPC { $1000 \ 0011$
PB } $\xrightarrow{\text{D}_7 \ D_6 \ D_5 \ D_4 \ D_3 \ D_2 \ D_1 \ D_0}$
 $1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1$


HP [UPC
PB]

UPC
PA 30/P

Base address 00

{ all 3 ports in mode 0 operation }





98n

→ mask → rotate to lower port then
Data needed 5V

Port
de Claro

creg equ osh

posta equ ooh

with 894 02h

for B the 32

post c egm 04n

~~AL, Doh~~

MON AL,10011000b

OUT reg, AL

↳ store, in control register

control wood (agn)

AL

IN ~~the~~, part a

OUT PORTb, AL

IN ALPORT

AND $\text{Al(OH}_3\text{)}$

MOV CL, 04H

BON AL, CL

OUT PORT, AL

PC₄-PC₈

[Exs' garbage LSLC-D]

We only need 14 pp

4 bits 2
no point

~~she got~~



age (say)

soiree
enfant

To send
the upper 4 data
to lower 4
port
port

Bitset reset (BSR)

(when less than 8 LEDs)



∴ To ~~turn~~ turn

on PC₀

↳ D₀ → 1 (set)

D₁ = 0

D₂ = 0 → which port bit

D₃ = 0 //

↳ BSR word: 01

D₀ ↳ set/reset

↳ only one

part of PC


| PC | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|----------------|---|---|---|---|---|---|---|---|
| B ₀ | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| B ₁ | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| B ₂ | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |

e.g. connect 3 LEDs to Port C. Blink one LED after the other after regular intervals of 1ms

8255

Base address 00H

PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0



Here
0 → to glow
the LED
(as cathode)


∴ PC0 → PC₀
1st cycle → on PC0


Spec. reg. are

PC0 00H PC1 03H PC2 05H

1ms

0001 01H
0011 03H
0000 05H





$CREG \equiv 06H$

$MOV AL, 80H$

$OUT CREG, AL$ \hookrightarrow Control word to
control register

TURN
ON LED's

X1: $MOV AL, 00H$

$OUT CREG, AL$

\hookrightarrow BSR word to control
(00) Registry
always

$MOV AL, 08H$

$OUT CREG, AL$

$MOV AL, 05H$

$OUT CREG, AL$

Call delay 1ms

\hookrightarrow
This time ~~put 0 for PC~~
put 0 for PC

$MOV AL, 01H$

$OUT CREG, AL$

$MOV AL, 02H$

$OUT CREG, AL$

$MOV AL, 05H$

$OUT CREG, AL$

Call delay 1ms

$MOV AL, 01H$

$OUT CREG, AL$

$MOV AL, 03H$

$OUT CREG, AL$

$MOV AL, 04H$

$OUT CREG, AL$

$JMP X$

Call delay 1ms

These are set of 8 LEDs connected to Port C of 8255 - a logic high turns on the LEDs

↳ write a code snippet that will turn on LEDs connected to even bits of port C using BSR

↳ 8255 is mapped to address 80H

↳

Base address:

$80H \rightarrow PA$

$82H \rightarrow PB$

$84H \rightarrow PC$

$86H \rightarrow CR$

| | A ₇ A ₆ | A ₅ A ₄ | A ₃ | A ₂ A ₁ | A ₀ | result |
|--|-------------------------------|-------------------------------|----------------|-------------------------------|----------------|--------|
| | 1 0 | 0 0 | 0 | 0 0 | 0 | 0 |
| | 1 0 | 0 0 | 0 | 0 1 | 0 | 0 |
| | | | | | | |
| | 1 0 | 0 0 | 0 | 1 0 | 0 | 0 |
| | 1 0 | 0 0 | 0 | 1 1 | 0 | 0 |

~~MOV AL, 80H~~

MOV AL, 80H

OUT CR_H, AL

MOV AL, 00H

OUT CR_H, AL

MOV AL, 0BH

OUT CR_H, AL

MOV AL, 05H

OUT CR_H, AL

MOV AL, 09H


OUT CR_H, AL

MOV AL, 0DH

OUT CR_H, AL

HLT

$\frac{PC_0 \quad 000}{PC_1 \quad 010} \oplus (01H)$ LED on
 $\frac{PC_2 \quad 010}{PC_3 \quad 001} \oplus (05H)$ LED on
 $\frac{PC_4 \quad 100}{PC_5 \quad 110} \oplus (09H)$
 $\frac{PC_6 \quad 110}{PC_7 \quad 101} \oplus (0DH)$



15-05-23

Tutorial on 8255

Q1

$A \rightarrow \text{Input} + 80H$

$B, C \rightarrow \text{Output} CR_{+0H}$
 $+0H$

Base address 50H

(Assume simple mode
of operation)


90H

EAV
 $PA = 50H$

$PB = 52H$

$PC = 54H$

$CR = 56H$



$\text{MOV AL, } 90H$
 OUT CR, AL

[first always lower control register]

IN AL, PA [read data]

OUT PB, AL

OUT PC, AL


Q2

What is mode? I/O configuration


for ports A, B, C in 82C55A

after CR is loaded with 82H $\xrightarrow{\text{PCW}}$

$\hookrightarrow 1000\ 0010$



~~82H - 04H~~
~~= 7EH~~



MOV AL, 0FH
 OUT 84, AL
 MOV DL, 08H
 OUT 84, DL

PA 80 JE
 PB 82 80
 PC 84 82
 CF 86 84

$$(8085) \rightarrow 7EH + 06H = 84H$$

BSR word written on ~~Port C~~ CK


Q.4 Find the control word

PA → out

PB → in

PC0 - PC3 → in (C lower)

PC4 - PC7 → out (C upper)



83H

use starting address

→ 300H → 303H

→ write code to send data from B → A
 CR EQU 306H ; PCL → PC0
 PA EQU 300H
 PB EQU 302H
 PC EQU 304H
~~BL EQU~~

MOV AL, 83H

OUT CR, BL

IN AL, PB

OUT PA, AL

IN AL, PC0

MOV BL, 04H OUT AL, BL
 (complement directly)
 AND AL, 0FH → mask Upper
 ROR AL, BL → rotate no upper bits
 OUT PC, AL //

AL
 AND
 0000 1111 → 0X
 young values
 upper values
] = Data
] each 4 times
 X0
 PC (upper)

Q.6 Design 8086 based circuit using 8255 IC]

To check → compare with
1-bit data
→ e.g. 000 \rightarrow OUT = PT

PA7 PA0

| | | | | |
|-----------------|-----------------|-----------------|----|----|
| PB ₂ | PB ₁ | PB ₀ | DO | DO |
| 0 | 0 | 0 | ↓ | ↓ |

PF





PB \rightarrow input

• Design 3x8 decoder — active low

• 3 switches to set input of decoder

- 8 LEDs

e.g., switch 000 \rightarrow LED 0 glowing
010 \rightarrow LED 2 glowing



82H

Base Address = 00H

PA: 00H

PB: 02H

PC: 04H

CR: 06H

↳ 8086
(either even/odd)

The switch to connect
to connect E.g. →
to → AND
with 1

Call others to 00

PB2

garbage
0000 0111
PB2 PB1 PB0

PB1 PB0 PB4
0000 0000

PB0 PB1 PB2
0000 0000

1BH

MOV AL, 82H

OUT CR, AL


IN AL, PB2

AND AL, 07H

Just clear
table
of bits


Clear me

Logic you will use



Make off
so we
02


To achieve



For de coding
purpose

Q-7

write a subroutine that would set the odd bits of Port C of 8255PPI
using BSR - Assume ^{address} control register is 06H.



Base Address: 06H

PA: 06H

PB: 08H

PC: 0AH

RR: 0CH