Theyen



BITS PILANI DUBAI CAMPUS

DUBAI INTERNATIONAL ACADEMIC CITY, DUBAI UAE

BITS Pilani

II SEM 2015-2016

Evaluation Component: Compre Exam	Date/Time/Duration: 02-JUN-2016
	12:30PM-03:30PM/ 3 Hrs
Course No : CS/ECE/EEE/INSTR F241	Course Name : MIRCOPROC & INTERFACING
Maximum Marks ; 90	Weightage : 30%

Note: Answer all the questions and any missing data can be assumed suitably

Write PART A, PART B and PART C in separate answer sheets


PART A


Q.1	Draw the 8086 programmers model and Explain its constituent elements	5M
Q.2	Convert the following assembly instruction to machine instruction	5 M
	(16 bit instruction format)	
	MOV EAX,[ECX+2000H]	
	(Tables are given in page no. 10)	
Q.3	Convert the following machine instruction to assembly instruction	5M
	8B871020	
	(Tables are given in page no. 10)	
Q.4	The 8 data bytes are stored from memory location E000H to E007H. Write 8086	5 M
į	ALP to transfer the block of data to new location B001H to B008H	
Q.5	Write an ALP to find number of times letter e exist in the string "exercise", Store	10M
	the count at memory ans.	

PART B

Q.1		or an 802			esso	r,						8M	
		OTR =10)									
	1	S = 0050H											
		ST -MO\											
'											nt, Protection Level and size of the		ļ
	se	gment. (F			he C	DT	give	en b	elov	v)			
			G	DT									
		Address	Da	la.									
		100008	.00	00	82	01	OΟ	٥٥	FF	. EF			ŀ
		100010	တ	00	82	20	00	00	FF	FF			
		100018	00	00	83	- 03	00	00	00	3F			
		100020	00	00	FC	οA	00	00	.00	1F			
		100028	90	oo	DF	Во	00	CO	01	FF			
		100030	00	00	92	Вı	00	00	oF	FF			
		100038	00	00	Ba	7B	00	00	03	FF			
		100040	00	00,	D2	7A.	<u>oo</u>	00	07	FF			
		100048	00	00	9F	Ai.	00	00	ΊF	·FF			
		100050	00	00	C4	Аз	00	00	зF	FF			
		100058	00	00	82	Bı	00	00	FF	FF			
		100060	00	00	В3	50	00	00	ıF	FF			ı

	nu	したりり	RIGHTS BYTE FORMAT	
	Ē.	DPL	DPL S E ED/C R/W A	
E	ED/C	R/W	2	
0	0	0	Data-Expands Upward – Read Only	
0	0	1	Data- Expands Upward - Write	
0	1	0	Data - Expand Downward – Read Only	
0	1	1	Data- Expand Downward - Write	
1	O	0	Code – Ignore DPL – Execute Only	
1	0	1	Code - Ignore DPL - Read allowed	
1	1	0	Code - Abide DPL - Execute Only	
1	1	1	Code - Abide DPL - Read allowed	
11 00		in paging PD	g enabled system. Refer tables below attached to do the same. PT	
Aes			PT Address Data B3000000 21 00 00 00 00 00 00 00 00 00	
Acro FFo	F 1725 00000 00004	Data 01 00 02 00	PT Address Data Address Data O3000000 21 00 00 00 030008C0 18 00 00 00 00 030008C4 11 00 00 00 00 00 00 00 00 00 00 00 00	
Arca FFa FFa FFa	F 00000 00004 00008	PD Date 01 00 02 00 03 00	PT Address Data Address Data O3000000 21 00 00 00 030008C0 18 00 00 00 00 00 00 00 00 00 00 00 00 00	
Acic FFoi FFoi FFoi	F 00000 00004 00008 0000C	Dates 01 00 02 00 03 00 04 00	PT Address Data 93000000 21 00 00 00 030008C0 10 00 00 00 00 00 00 00 00 00 00 00 00	
FFor	F 00000 00004 00008 00000C 000010	Date 01 00 02 00 03 00 04 00 05 00 06 00	PT Address Data 93000000 21 00 00 00 030008C0 10 00 00 00 00 00 00 00 00 00 00 00 00	
FFor FFor FFor FFor FFor FFor	F 00000 00004 00008 0000C 00010 00014	Date 01 00 02 00 03 00 04 00 05 00 06 00 08 00	PT Address Data Occ.	
FFor FFor FFor FFor FFor FFor	F 00000 00004 00008 00000C 000010	Date 01 00 02 00 03 00 04 00 05 00 06 00	Address Data Second Data Da	
Acta FFo FFo FFo FFo FFo FFo FFo	F 00000 00004 00008 00000 00014 00014	Date: 01 00 02 00 03 00 04 00 05 00 06 00 08 00 0A 00	PT Address Date 93000000 21 00 00 00 030008C0 15 00 00 00 00 00 00 00 00 00 00 00 00 00	
Acta FFO FFO FFO FFO FFO FFO FFO FFO FFO	600004 00004 00004 00006 00014 00018 00016 00016 00016	Date 01 00 02 00 03 00 04 00 05 00 06 00 08 00 0A 00 0B 00 0C 00	PT Address Data Address Data	
FFOO FFOO FFOO FFOO FFOO FFOO FFOO FEOO ASSUM	F 00000 00004 00008 00001 00014 00018 0001C 00020 00024 00028 0002C ne that	PD DE 12 01 00 02 00 03 00 04 00 05 00 06 00 08 00 0A 00 0B 00 0C 00 0E 00 four 8K I	PT Address Data 33000000 21 00 00 00 030008Ca 10 00 00 00 00 00 00 00 00 00 00 00 00	51
FFOO FFOO FFOO FFOO FFOO FFOO FFOO FFO	pooper po	Date 01 00 02 00 03 00 04 00 05 00 06 00 08 00 0A 00 0B 00 0C 00 0E 00 four 8K I	PT Address Data	5N 10N
FFOO FFOO FFOO FFOO FFOO FFOO FFOO FFO	coocce cocce cocc c	Date 1 00 1 00 1 00 1 00 1 00 1 00 1 00 1	Address Data	





- 5) Design the requirements of 8254 and 8259 for the above 80x86 system.
- 5.1) You can assume that a 5 MHz clock is available.
- 5.2) Design the inputs, outputs. modes and counts required for 8254. Write the program for initializing the 8254. You are provided with the following.

Address of Counter 0 = 80H,90H

Address of Counter 1= 82H, 92H

Address of Counter 2= 84H, 94H

Address of Control register = 86H, 96H

- 5.3) Assume the following in designing 8259:
 - round robin-fair priority on EOI
 - starting vector addresses of 50H
 - interrupt is edge triggered
 - interrupt vector address of 60H

The design should include all control words. Write the program for initializing the 8259.

(Use the tables given below)

8253/8254 Data

NOTE:

Control Word Format

 $A_{1}A_{0} = 11 \overline{CS} = 0 \overline{RD} = 1 \overline{WR} = 0$

Read/Write most significant byte only Read/Write least significant byte first,

Don't care bits (X) should be 0 to insure compatibility with future Intel products.

then most significant byte

			D_7	D_6	D ₅	D_4	D ₃	D_2	D ₁	D_0		
			SC1	SC0	RW1	RW0	M2	M1	MO	BCD		
SC	- year	t Counter SC0					MM	Node 12	ħ	đ1	MO	
()	0	Select C	zunter	0			0		0	Ô	Mode 0
C)	*	Select Co	xunter :	1			Ö		0	1	Mode 1
4		0	Select Counter 2				X		1	0	Mode 2	
1 1 Rea			Read-Back Command				X		1	1	Mode 3	
			(see Rea	d Oper	ations)			\$		0	0	Mode 4
								1		0	1	Mode 5
- 11.11	Read RWC	/Write					~~~					
0	0	Counter L Operation	atch Command (see Read s)				BCD 0	T E	Binary	Counter	r 16-bits	
0	1	Read/Wri	te least sign	ificant	byte on	ly	*		w.		Decimal (8	ICD) Counte
*	1	Dond Mild	idan ated translinais tana			la r		(4 Dec	ades)		

Figure 7. Control Word Format




Figure 7. Initialization Command Word Format




Figure 7. Initialization Command Word Format (Continued)




Figure 8. Operation Command Word Format




Figure 8. Operation Command Word Format (Continued)

Tables for Part A Question No. 2 and 3

RE	G
EAX/AX/AL	000
EBX/BX/BL	011
ECX/CX/CL	001
EDX/DX/DL	010
ESP/SP/AH	100
EBP/BP/CH	101
ESI/SI/DH	110
EDI/DI/BH	111

MOD	00	01	10	11	
R/M			-		
				W = 0	W = 1
000	[BX]+[SI]	[BX]+[SI]+d8	[BX]+[SI]+d16	AL	AX
001	[BX]+[DI]	[BX]+[DI]+d8	[BX]+[DI]+d16	CL	CX
010	[BP]+[SI]	[BP]+[SI]+d8	[BP]+[SI]+d16	DL	DX
011	[BP]+[DI]	[BP]+[DI]+d8	[BP]+[DI]+d16	BL	8X
100	[SI]	[SI]+d8	[SI]+d16	AH	SP
101	[DI]	[DI]+d8	[DI]+d16	CH	BP
110	d16	[BP] + d8	[BP] + d16	DH	SI
111	[BX]	[BX]+d8	[BX]+d16	ВН	DI

OPCODE FOR MOV INSTRUCTION =

1 0 0 0 1 0	1	0	0	0	1	0
-------------	---	---	---	---	---	---

MOD	00	O1	10	j	1
R/M					
		The state of the s		W = 0	W = 1
000	EAX	EAX+d8	EAX+d32	AL	EAX
001	ECX	ECX+d8	ECX+d32	CL	ECX
010	EDX	EDX+d8	EDX+d32	DL	EDX
011	EBX	EBX+d8	EBX+d32	BL	EBX
100	Scaled	Scaled Index	Scaled Index	AH	ESP
	Index	+d8	+d32		
101	d32	EBP+d8	EBP+d32	CH	EBP
110	ESI	ESI+d8	ESI+d32	DH	ESI
111	EDI	EDI+d8	EDI+d32	ВН	EDI
			and the second s		
			de la companya de la		

D = 0 (Direction from Reg) = 1 (Direction to Reg)

66h = operand size override 67h = address size override

W = 0 (Data - byte) = 1 (Data - word)

Page 10 of 10 WISH YOU GOOD LUCK



BITS PILANI DUBAI CAMPUS


DUBAI INTERNATIONAL ACADEMIC CITY, DUBAI UAE

BITS Pilani

II SEM 2015-2016

Evaluation Component: TEST-2 (OPEN BOOK)	Date/Time/Duration:27-APR-2016 /
	08:30AM-09:20PM/20Mins
Course No : CS/ECE/EEE/INSTR F241	Course Name : MIRCOPROC & INTERFACING
Maximum Marks : 45	Weightage : 15%

Note: Answer all the questions and any missing data can be assumed suitably



-		
Q.4	I mention along the chications Addresses A1 and A2 of 6000 acts as	5IVI
	A0 and A1 of 8253. Counter0 has address 7430. Clock frequency is 2 MHz.	
	Generate squarewave of 1 KHz at counter 0, output of Counter 0 is fed as clock	
	for counter1. Generate an interrupt on terminal count at counter1 for every	
	100ms. Write a program for above requirements.	
	a program for above requirements.	ĺ
Q.5	The timer 8254 (operating @ 8MHz) is used to generate interrupt requests at a	10M
		10141
	rate of 500 pulses/sec at IR2 input of 8259 PIC. The Interrupt is edge triggered	
	and the vector number associated with IR2 is 40H and only IR2 should be	
	enabled. There is only one 8259 in the system. Give the required command	
	words and program for initializing the 8254 and 8259. (Use automatic EOI).	