

OFF 0 A  
To Turn ON send 1

To Turn ON send 0  
OFF 1

Acc, Port IN AL, PORT  
Port, Acc OUT PORT, AL

8 bit - AL  
16 bit - AX  
32 bit - EAX

Fixed addressing

8 bit give direct address / port

Variable addressing

16 bit


move data to 'DX'


OUT DX, AL

IN AL, DX


For input device use buffers to provide isolation as well as to strengthen the signal

For output device use latches to retain data for longer time as the data sent by up is available for only short period of time





IN AL,  $\_H$





8086	CS	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Port
	0	X	X	X	X	X	0	0	X	A
fixed (use to activate CS)							0	1		B
if CS=1 then 8255 not selected							1	0		C
8086	A <sub>2</sub>	A <sub>1</sub>					1	1		CR
8255	A <sub>1</sub>	A <sub>0</sub>								control registers

Group A: Port A (8) + Upper Port C (4)

Group B: Port B (8) + Lower Port C (4)

D<sub>7</sub> = 1 - I/O mode

0 - BSR mode

U - upper

L - Lower

D<sub>7</sub> = 1

0 - output : 1 - input


D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	Port A mode		Port A	U Port C	Port B mode	Port B	L Port C
	00 - mode 0				0 - mode 0		
	01 - mode 1	0 - o/p	0 - o/p		1 - mode 1	0 - o/p	0 - o/p
	1X - mode 2	1 - i/p	1 - i/p			1 - i/p	1 - i/p

Simple mode

D<sub>6</sub> D<sub>5</sub> D<sub>2</sub>

0 0 0

D<sub>7</sub> = D<sub>0</sub>



direction ↑

Max pins: 24

Here Input and output can be given to any port

Mode 0

Simple I/O

(A, B, C)

Mode 1

Handshake I/O

(A, B)

C - handshake

Mode 2

Handshake Bidirectional I/O

(A)

B - mode 0, 1

C - handshake

D7	D6	D5	D4	D3	D2	D1	D0
0	X	X	X	Bit 2	Bit 1	Bit 0	1-set 0-Reset
don't care							


Bit 2	Bit 1	Bit 0	Port C
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

In BSR you can use only CR to give i/p or o/p and only Port C works here.

General

PA  $\alpha$   
 PB  $\alpha + 2$   
 PC  $\alpha + 4$   
 CR  $\alpha + 6$

General



Memory  $A_7 A_6 A_5 A_4 A_3 A_0$  in a manner that in order to get CS activated for selection of 8255

General Prog

DSR Prog

- Give address control
- MOV AL, CW / word
- OUT Creg, AL
- :

all port are CREG