MIPS Datapath

CMSC 301 Prof Szajda

Goal


- Build an architecture to support the following instructions
 - Arithmetic: add, sub, addi, slt
 - Memory references: lw, sw
 - Branches: j, beq


Process


- 1) Design basic framework that is needed by all instructions
- 2) Build a computer for each operation individually
- 3) Add MUXs to choose between different operations
- 4) Add control signals to control the MUXs


MIPS Steps


- Get an instruction from memory using the Program Counter (PC)
- Read one or two registers each instruction
 - One register: addi, lw
 - Two registers: add, sub, slt, sw, beq
- All instructions use ALU after reading regs
- Some instructions also access Memory
- Write result to Register file































What happens to the PC each instruction? Get Instruction




What happens to the


What happens to the PC each instruction? Get Instruction


Increment by 4B







Operation	rs	rt	rd	shamt	funct	# meaning
add	3	5	2	0	32	# \$2 <- \$3 + \$5










Operation	rs	rt	rd	What part of	-	# meaning
add	3	5	2	instruction		# \$2 <- \$3 + \$5
				tells us the		












Operation	rs	rt	rd	shamt	funct	# meaning
add	3	5	2	0	32	# \$2 <- \$3 + \$5




Operation	rs	rt	rd	shamt	funct	# meaning
add	3	5	2	0	32	# \$2 <- \$3 + \$5



Operation	rs	rt	rd	shamt	funct	# meaning
add	3	5	2	0	32	# \$2 <- \$3 + \$5




Operation	rs	rt	rd	shamt	funct	# meaning
add	3	5	2	0	32	# \$2 <- \$3 + \$5




What happens if instruction reads and writes same register?

Operation	rs	rt	rd	shamt	funct	# meaning
add	3	5	3	0	32	# \$3 <- \$3 + \$5




What happens if instruction reads and writes same register?

Operation	rs	rt	rd	shamt	funct	# meaning
add	3	5	3	0	32	# \$3 <- \$3 + \$5




Reading/Write Registers


- When does register get written?
 - At the end of the clock cycle
 - Edge-triggered circuits





we read?




src1 src1data
src2 src2data
Register File
destreg
destdata











Sign Extension

- How do we go from 16-bit number to 32-bit number?
- How about 4-bit to 8-bit.
 - $\bullet 0111 = 7 = 00000111$
 - \bullet 1110 = -2 = 11111110
- Take the top bit and copy it to all the other bits




"Addi" Instruction


Operation	rs	rt	imm	# meaning	
addi \$5,\$3,6	3	5	6	# \$5 <- \$3 + 6	





"Addi" Instruction


Operation	rs	rt	imm	# meaning
addi \$5,\$3,6	3	5	6	# \$5 <- \$3 + 6
















Operation	rs	rt	imm	# meaning
lw \$5,8(\$3)	3	5	8	# \$5 <- M[\$3 + 8]



src1 src1data

src2 src2data
Register File
destreg

destdata




Addr Out Data

Data Memory

In Data

Operation	rs	rt	imm	# meaning
lw \$5,8(\$3)	3	5	8	# \$5 <- M[\$3 + 8]



How many source regs? What part of instruction?

src1 src1data
src2 src2data

Register File destreg


destdata

Addr Out Data


Data Memory

In Data


Operation	rs	rt	imm	# meaning	
lw \$5,8(\$3)	3	5	8	# \$5 <- M[\$3 + 8]	




Operation	rs	rt	imm	# meaning	
lw \$5,8(\$3)	3	5	8	# \$5 <- M[\$3 + 8]	




Operation	rs	rt	imm	# meaning
lw \$5,8(\$3)	3	5	8	# \$5 <- M[\$3 + 8]




Operation	rs	rt	imm	# meaning	
lw \$5,8(\$3)	3	5	8	# \$5 <- M[\$3 + 8]	




Operation	rs	rt	imm	# meaning	
lw \$5,8(\$3)	3	5	8	# \$5 <- M[\$3 + 8]	




Operation	rs	rt	imm	# meaning	
lw \$5,8(\$3)	3	5	8	# \$5 <- M[\$3 + 8]	




Operation	rs	rt	imm	# meaning
lw \$5,8(\$3)	3	5	8	# \$5 <- M[\$3 + 8]




Operation	rs	rt	imm	# meaning	
lw \$5,8(\$3)	3	5	8	# \$5 <- M[\$3 + 8]	




Operation	rs	rt	imm	# meaning	
sw \$5,8(\$3)	3	5	8	# M[\$3 + 8] <- \$5	




Operation	rs	rt	imm	# meaning	
sw \$5,8(\$3)	3	5	8	# M[\$3 + 8] <- \$5	




Operation	rs	rt	imm	# meaning	
sw \$5,8(\$3)	3	5	8	# M[\$3 + 8] <- \$5	




Operation	rs	rt	imm	# meaning	
sw \$5,8(\$3)	3	5	8	# M[\$3 + 8] <- \$5	




Ope	eration	rs	rt	imm	# meaning
SW S	\$5,8(\$3)	3	5	8	# M[\$3 + 8] <- \$5




Operation	rs	rt	imm	# meaning
sw \$5,8(\$3)	3	5	8	# M[\$3 + 8] <- \$5




Operation	rs	rt	imm	# meaning
sw \$5,8(\$3)	3	5	8	# M[\$3 + 8] <- \$5





Operation	rs	rt	imm	# meaning	
sw \$5,8(\$3)	3	5	8	# M[\$3 + 8] <- \$5	





Operation	rs	rt	imm	# meaning	
sw \$5,8(\$3)	3	5	8	# M[\$3 + 8] <- \$5	













Putting them togeth

Do we want it to read or write?

Depends on opcode




Operation	rs	rt	imm	# meaning
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp




src1 src1data


src2 src2data
Register File
destreg

destdata




Operation	rs	rt	imm	# meaning
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp







Operation	rs	rt	imm	# meaning	
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp	



Operation	rs	rt	imm	# meaning
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp




Operation	rs	rt	imm	# meaning
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp




"hea" Instruction

Operation	rs	rt	imm	# meaning
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp




Change the PC


Operation	rs	rt	imm	# meaning
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp




Operation	rs	rt	imm	# meaning
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp



Operation	rs	rt	imm	# meaning
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp




	Operation	rs	rt	imm	# meaning
b	eq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp




But the PC is in bytes.

PC = (PC + 4) + Imm < < 2


Operation	rs	rt	imm	# meaning
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp



Operation	rs	rt	imm	# meaning
beq \$3,\$5,lp	3	5	6	# if (\$3 == \$5) goto lp



C	Operation	Target address	# meaning
j	loop	0x0174837	# goto loop




src1 src1data


src2 src2data

Register File
destreg

destdata




OperationTarget address# meaningj loop0x0174837# goto loop



src1 src1
src2 src2data
Register File
destreg
destdata

Where do we go?
To this absolute
address

OperationTarget address# meaningj loop0x0174837# goto loop



But this is only bits, when the PC is bits.

src1 src1


src2 src2data Register File destreg

destdata

Where do we go?

To this absolute address

OperationTarget address# meaningj loop0x0174837# goto loop



src1 src1

src2 src2data Register File destreg


destdata

But this is only **26** bits, when the PC is **32** bits.

Where do we go?

To this absolute address

OperationTarget address# meaningj loop0x0174837# goto loop



src1 src1

src2 src2data`
Register File
destreg

destdata


But this is only 26 bits, when the PC is 32 bits.

Shift left, Concatenate PC's upper bits

Where do we go?

To this absolute address

OperationTarget address# meaningj loop0x0174837# goto loop




src1 src1d src2 src2data Register File destreg destdata

But this is only 26 bits, when the PC is 32 bits.

Shift left, Concatenate current PC's upper bits


The Whole Shebang




Control Unit

- Set of control line values cause appropriate actions to be taken at each step
- Finite state machine determines what needs to be done at each step
 - Fetch
 - Decode
 - Execute
 - Memory
 - Writeback

ACTIONS
DEPEND ON
OPCODE




Single Cycle Latency





Time Diagram


Cycle Time


- Not all instructions must go through all steps
 - add doesn't need to go to memory
- Single long clock cycle makes add take as long as load
- Can we change this?
 - Break single instruction execution into small execution steps














How Many Cycles For:

- add
- SW
- lw
- blt
- j