

DUBAI INTERNATIONAL ACADEMIC CITY, DUBAI UAE II SEM 2017-2018

Evaluation Component: Comprehensive	Date/Time/Duration: 31 – MAY - 2018, Thursday
Examination (Closed Book)	12:30PM to 03:30PM 03 Hours
Course No : CS/ECE/EEE/INSTR F241	Course Name : MIRCOPROC & INTERFACING
Maximum Marks : 60	Weightage : 30%

Note: Answer all the questions and any missing data can be assumed suitably

Answer PART A and PART B in a separate answer Book

PART A

Q1	Write the machine code for the following instructions. Assume instructions are in 16 bit mode of operation.	2x2=4M
	a. MOV BX, AX	
	b. MOV EAX, [2000H]	
Q2	Convert the following machine code into assembly code, assuming 16 bit mode of operation	2x2=4M
	a. 66B96A001122	_
	b. 2E8B851234	
Q3	Data-1 is stored in memory location C000H to C00FH and Data-2 is stored from A000H to A00FH. Write an ALP to swap Data-1 and Data-2.	5M
Q4	Suppose that in 8086 DS = 1400H, BP = 0200H, SS = 2000H, SI = 0300H. Determine the address accessed by each of the following instructions.	1x2=2M
	a. MOV AX,[BP+100H]	
	b. MOV AL,[BP+SI-200H]	
Q5	If an 8086 processor is working at 5MHz clock frequency. How much time does 1 MEMW cycle will take if there is 3 wait state?	1M
Q6	Find the number of machine cycle, the T- states and the total time required for executing the following instructions (Assume the processor is 8086 with 800 kHz clock input)	7M
	I. MOV AX,[BX+1230H] (32-bit Machine code)	
	II. MOV 2341[ECX], EBX (48-bit Machine code)	
	III. MOV BX, [AX+SI+1000H] (32-bit Machine code)	
	IV. MOV AX, ES:[DI+3700H] (40-bit machine code)	

Q7 For 80286 processor, DS = 0032H, GDTR = 100008H, EBX = 000031A0H, SI=0023H and the instruction to be executed is MOV AX, [1600H+BX+SI]. The following table is given

- A. What is the size of the segment?
- B. Is this a code or data segment?
- C. Is this segment Read only/execute only /, Read or Write?
- D. Has this segment been accessed before?
- E. What is the starting address of the segment?
- F. What is the minimum RPL required to access this segment?
- G. Physical address

GDT

Address	Dat	a					Strain of the	
100008	00	00	82	01	00	00	FF	FF
100010	00	00	82	20	00	00	FF	FF
100018	00	00	83	03	00	00	00	3F
100020	00	00	FC	οА	00	00	00	ıF
100028	00	00	DF	Во	00	00	01	FF
100030	00	00	92	Вı	00	00	oF	FF
100038	00	00	B2	7B	00	00	03	FF
100040	00	00	D ₂	7A	00	00	07	FF
100048	00	00	9F	A1	00	00	ıF	FF
100050	00	00	C4	A ₃	00	00	3F	FF
100058	00	00	82	Bı	00	00	FF	FF
100060	00	00	В3	50	00	00	1F	FF

	P	DPL	DPL	S	E	ED/C	R/W	A
E	ED/C	R/W	?	FARE				
0	0	0	Data- Exp Only	ands Upv	ad			
0	0	1	Data- Exp	ands Upv	rite			
0	1	0	Data - Exp Only	Data - Expand Downward – Read Only				
0	1	1	Data- Exp	Data- Expand Downward - Write				
1	0	0	Code - Ig	Code – Ignore DPL – Execute Only				
1	0	1	Code – Ig	Code – Ignore DPL – Read allowed				
1	1	0	Code - Al	Code – Abide DPL – Execute Only				
1	I	1	Code - Al	bide DPL	– Read a	llowed		


PART B

Q1	Write the address space of each of the Chips in an 8086 processor, which has 40K of memory requirements. Out of this 16K is ROM with a final address of 23FFFH and rest are RAM with a final address of 55FFFH. Chips available: 27032. 61032.	5M
Q2	80286-based system is having a memory requirement of 512K. Out of this 192K of RAM and rest is ROM. The mapping is as follows RAM with starting address 000000H ROM with starting address 040000H Chips available: 27256. 61256. LS138. Design the memory interfacing circuit. Use absolute addressing.	10M
Q3	Interface an 8255 with 8086 at 80H as an I/O address of Port A. Interface five 7 segment displays with the 8255. Write an ALP to display 1, 2, 3, 4 and 5 over the 5 displays continuously as per their positions starting with 1 at the least significant position? (Draw schematic diagram)	10M
Q4	Interface 8253 PIT with Microprocessor 8086, and write an assembly language program to generate buzzer tone of 4 kHz. The system clock available is 2 MHz. Assume 0000H as counter 0 port address.	5M

8253/8254 Contro, word format

D₂ D₁ D_6 D_5 D_4 D_3 D_0 M2 M1 M0 BCD SC1 SC0 RW1 RW0 SC-Select Counter M-Mode M1 MΟ SC1 SC0 0 0 Mode 0 0 Select Counter 0 0 0 0 Mode 1 0 1 Select Counter 1 X 1 0 Mode 2 0 Select Counter 2 Х 1 Read-Back Command Mode 3 1 (see Read Operations) 1 0 0 Mode 4 1 0 Mode 5 RW-Read/Write RW1 RW0 BCD Counter Latch Command (see Read 0 Binary Counter 16-bits Operations) 1 Binary Coded Decimal (BCD) Counter Read/Write least significant byte only 0 Read/Write most significant byte only 1 0 Read/Write least significant byte first, 1 then most significant byte NOTE: Don't care bits (X) should be 0 to insure compatibility with future Intel products.

8255 Control word format



Tables for PART A Question No.1&2

REG					
EAX/AX/AL	000				
EBX/BX/BL	011				
ECX/CX/CL	001				
EDX/DX/DL	010				
ESP/SP/AH	100				
EBP/BP/CH	101				
ESI/SI/DH	110				
EDI/DI/BH	111				

		01	10	11		
R/M	.,			W = 0	W = 1	
	reval (cm)	(DV1 [CT1 . J0	(DV1.[CT1.d16	AL	AX	
000	[BX]+[SI]	[BX]+[SI] +d8	[BX]+[SI]+d16	ACCESS.		
001	[BX] + [DI]	[BX]+[DI]+d8	[BX]+[DI]+d16	CL	CX	
010	[BP] + [SI]	[BP]+[SI]+d8	[BP]+[SI]+d16	DL	DX	
011	[BP] + [DI]	[BP]+[DI]+d8	[BP]+[DI]+d16	BL	ВX	
100	[SI]	[SI]+d8	[SI]+d16	AH	SP	
101	[DI]	[DI]+d8	[DI]+d16	CH	BP	
110	d16	[BP] + d8	[BP] + d16	DH	SI	
111	[BX]	[BX]+d8	[BX]+d16	ВН	DI	

MOD R/M	00	01	10	1	1
K/M				W = 0	W = 1
000	EAX	EAX+d8	EAX+d32	AL	EAX
001	ECX	ECX+d8	ECX+d32	CL	ECX
010	EDX	EDX+d8	EDX+d32	DL	EDX
011	EBX	EBX+d8	EBX+d32	BL	EBX
100	Scaled	Scaled Index	Scaled Index	AH	ESP
	Index	+d8	+d32		
101	d32	EBP+d8	EBP+d32	СН	EBP
110	ESI	ESI+d8	ESI+d32	DH	ESI
111	EDI	EDI+d8	EDI+d32	BH	EDI
VIV. St. 1991					

66h = operand size override 67h = address size override

```
CS segment override prefix
2EH
      SS segment override prefix
36H
      DS segment override prefix
3EH
      ES segment override prefix
26H
      FS segment override prefix
64H
65H
      GS segment override prefix
      Operand-size override
66H
      Address-size override
67H
MOV Instruction opcode = 100010
```



DUBAI INTERNATIONAL ACADEMIC CITY, DUBAI UAE II SEM 2017-2018

Evaluation Component: QUIZ-1	Date/Time/Duration: 11-FEB-2018, Sunday
	03:00PM to 03:20PM 20 Minutes
Course No : CS/ECE/EEE/INSTR F241	Course Name : MIRCOPROC & INTERFACING
Maximum Marks : 16	Weightage : 08%

Note: Answer all the questions and any missing data can be assumed suitably

ID.No.	Name: Faculty:							
Q.1	kind of process	or (CISC/	RISC)			ory belongs to what	1M	
Q.2	Ans :	or suppor	rts upt	o 1MB of memory	.The size of	the address bus is	1M	
				12,00				
Q.3	(A) 16 b (B) 6 by (C) 16 b	essor has it data bu te Instruc oit address e of the A	s tion qı s bus	- ck the correct answ ueue	er)		1M	
Q.4	8086 has 20 ad	ldress line	e so it	is a 20 bit process			1M	
Q.5	BIOS program A. RAM B. ROM C. Hard dis D. None of	k			of the Micr	ocomputer system	1M	
Q.6	Separate the for AX, AH, EAX, EAX, EAX, Bit 16 E	3H, IP, E	BX	rs as 8bit, 16 bit or	32 bit regist	ers:	3M	

Q.7	The contents of the following registers are: CS = 9113 H, SS = 6928 H, IP = 4262 H, SP = 3105 H. Calculate the corresponding physical addresses for the address bytes in CS and SS using the default combination of Segment and displacement Registers. Ans: Physical Address for code:	4M
	Physical Address for Stack:	2M
Q.8	Following is a block diagram of a Microprocessor system, Identify the two types of buses and write your answer on the buses part shown.	ZIVI
	BIU RD Discs WR ROM RAM Ports Video ALU Control & Timing EU	
Q.9	Physical address generated by the 8086 Microprocessor to fetch an instruction in real mode of operations is 30FFC, given that CS content is 2100, calculate the content of the IP register (Show the steps in your answer) Ans: IP =	2M



DUBAI INTERNATIONAL ACADEMIC CITY, DUBAI UAE II SEM 2017-2018

Evaluation Component: TEST -1 (Closed	Date/Time/Duration: 28 – FEB - 2018, Wednesday
Book)	08:30AM to 09:20AM 50 Minutes
Course No : CS/ECE/EEE/INSTR	Course Name : MIRCOPROC & INTERFACING
Maximum Marks : 30	Weightage : 15%

Note: Answer all the questions and any missing data can be assumed suitably

Use appropriate tables given in page 2

Q.1	For the following instructions determine the machine code. Assume									
	instructions are in 16-bit mode of operation									
		V [SI+40								
	ii. MC	V EAX,[2	2000H]						4M	
Q.2A	11 1 1 1011									
	of operation									
	A8	5C88							1x3=3M	
Q,2B	Identify which of the following instructions are illegal/allowed and explain in								1X3=3W	
	one sentence why the instruction is illegal/allowed? i. MOV [EBX], [2000H]									
	ii. MOV BL, [AX] iii. MOV DS, CX									
Q.3A	iii. MC	llowing co	mmande	which o	f the follo	wing flag	as get aff	ected	3M	
Q.SA	In the following commands , which of the following flags get affected (Put the √ mark in the table in your answer book)									
	(i ut the	Y III GITC III	tile table	,		F08:3 / 0				
		OF	SF	CF	ZF					
	LEA									
	CMP									
	ROL								5M	
Q.3B	What will be the value in AX register after executing the following 8086 ALP?									
	Assume that DS and ES are set up appropriately to access the variable 'num1'.									
	.model small									
	num1 dw 1234h,5678h,9ABCh,0DEF0h									
	. code									
	start : mov ax,@data									
	mov ds,ax mov bx,01h									
	mov si,06h									
	mov ax, num1[bx+si-2]									
	int 3									
		end sta		t data su	mboro or	o storod	from loc	ation arr1 and	8M	
Q.4	Two arrays of unsigned 8 -bit data numbers are stored from location <i>arr1</i> and <i>arr2</i> . Write a program that will add the contents of <i>arr1</i> with <i>arr2</i> and store the									
	addition result including the carry in an unsigned 16-bit array arr3. The count									
	of data in arr1 and arr2 is 5.									
	For e.g. if the data in arr1 is 45h, 82h, 91h, 73h, 13h									
	And the data in arr2 is 20h, 7fh, 33h, 8eh, 45h The result in arr3 will be 0065h, 0101h, 00c4h, 0101h, 0058h									
1	Allu tilo t	ata III aii	2 13	2011,		,	200011000000			



DUBAI INTERNATIONAL ACADEMIC CITY, DUBAI UAE II SEM 2017-2018

Evaluation Component: TEST -2 (Open	Date/Time/Duration: 12 - APR - 2018, Thursday			
Book)	08:30AM to 09:20AM 50 Minutes			
Course No : CS/ECE/EEE/INSTR F241	Course Name : MIRCOPROC & INTERFACING			
Maximum Marks : 40	Weightage : 20%			

Note: Answer all the questions and any missing data can be assumed suitably

Q1	Write a program to read a string using DOS interrupts (Use MACRO), transfer the given string from source to destination (Use string instructions) and also display the destination string on the screen (Use MACRO).	8M
Q2	Design a memory system for the 8088 microprocessor consisting of: a) ROM section using 2732 chips for the addresses from 00000H-02FFFH b) RAM section using 4016 chips for the addresses from 03000H-03FFFH c) LS138 Using absolute addressing mode.	10M
Q3	Design a 128 KB of ROM interface to 8086 Microprocessor system starting from the address 30000H using 27C128 EPROM and minimum number of 74LS138, other gates. (Note Use absolute addressing)	15M
Q4	For an 80286 Processor that has 8MB of memory. 4MB of ROM with starting address 00 00 00H and 4MB of RAM with starting address 50 00 00H. You have RAM and ROM chips of 1MB. How many chips you need for RAM and ROM interfacing? Mention starting and end address of each chip.	7M