CUDA kernel Optimization & libraries

GPU计算专家团队工程师 郁凡(Fan YU) 2020.05.13



Contents

- 1. GPU Architecture
- 2. Kernel Optimization
 - Measurement
 - Memory optimization
 - Latency optimization
 - Instruction optimization
- 3. CPU-GPU interaction optimization
- 4. Introduction to libraries
- 5. Summary

1. GPU architecture

GPU High Level View

SMEM SMEM SMEM SMEM SMEM SMEM		
Global Memory	PCle	CPU Chipset

□ Streaming Multiprocessor (SM)

□ A set of CUDA cores

□ Global memory



VOLTA GV100 SM

	GV100
FP32 units	64
FP64 units	32
INT32 units	64
Tensor Cores	8
Register File	256 KB
Unified L1/Shared memory	128 KB
Active Threads	2048

М																	
							L1 Instruc	ctio	n Cacl	he							
		L0 li	nstruc	tion C	ache][L0 Ir	nstruc	tion C	ache		
Warp Scheduler (32 thread/clk)							Warp Scheduler (32 thread/clk)										
Dispatch Unit (32 thread/clk)								Di	spatcl	h Unit	(32 th	read/o	:lk)				
	Reg	ister	File (16,384	4 x 32	2-bit)					Reg	ister	File (1	16,384	4 x 32	-bit)	
FP64	INT	INT	FP32	FP32	H				FP6	64	INT	INT	FP32	FP32			
FP64	INT	INT	FP32	FP32	+				FP6	64	INT	INT	FP32	FP32	\vdash		
FP64	INT	INT	FP32	FP32	\vdash				FP6	64	INT	INT	FP32	FP32	\vdash		
FP64	INT	INT	FP32	FP32	TEN	ISOR	TENSOR		FP6	64	INT	INT	FP32	FP32	TEN	SOR	TENSOR
FP64	INT	INT	FP32	FP32	CC	DRE	CORE		FP6	64	INT	INT	FP32	FP32	CC	RE	CORE
FP64	INT	INT	FP32	FP32	+				FP6	64	INT	INT	FP32	FP32	\vdash		
FP64	INT	INT	FP32	FP32	\vdash				FP6	64	INT	INT	FP32	FP32	\vdash		
FP64	INT	INT	FP32	FP32	+				FP6	64	INT	INT	FP32	FP32	+		
LD/ LD/	LD/	LD/	LD/	LD/	LD/	LD/	SEU	$\ $	LD/	LD/	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/	LD/	SFU
51 51	SI	ST	ST	ST	ST	ST			51	31				51	51	51	
51 51	ST	ST L0 li	ST nstruc	ST tion C	ST ache	ST][][[51	31		L0 Ir	nstruc	tion C	ache	51	
	War	ST LO II rp Sch	ST nstruc nedule	st tion C r (32 t	sт ache hread	ST /clk)			51	31	War	L0 Ir rp Sch	nstruc	tion C r (32 tl	ache	/clk)	
51 51	ST War Dis	ST L0 II P Sch spatc	ST nstruc nedule h Unit	st tion C r (32 t (32 th	ST ache hread read/o	ST //clk) clk)			51	51	War Dis	L0 Ir rp Sch spatcl	nstruc nedule h Unit	tion C r (32 tl (32 th	ache hread read/c	(clk)	
	War Dis Reg	ST LO li rp Sch spatcl ister	ST nstruc nedule h Unit File ('	st tion C r (32 t (32 th 16,384	st ache hread read/o 4 x 32	ST /clk) clk) 2-bit)					War Dis Reg	L0 Ir rp Sch spatcl ister	nstruc nedule h Unit File (*	tion C r (32 th (32 th 16,384	ache hread read/c 1 x 32	/clk) :lk) :-bit)	
FP64	War Dis Reg	ST LO II TP Sch spatc ister	ST nstruc nedule h Unit File (FP32	st tion C r (32 t (32 th 16,384 FP32	st ache hread/o 4 x 32	ST /clk) clk) 2-bit)			FPt	64	War Dis Reg	L0 Ir rp Sch spatcl ister	nstruc nedule h Unit File (1	tion C r (32 th (32 th 16,384 FP32	ache hread read/c 1 x 32	/clk) :lk) !-bit)	
FP64 FP64	War Dis Reg	ST L0 In p Sch spatc ister INT	ST nstruc nedule h Unit File (FP32 FP32	st tion C r (32 t (32 th 16,384 FP32 FP32	ache hread read/u 4 x 32	ST //clk) clk) 2-bit)			FP(64	War Di: Reg INT INT	L0 Ir rp Sch spatcl ister INT INT	nstruct nedule h Unit File (* FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32	ache hread read/c	clk) :lk) -bit)	
FP64 FP64 FP64	War Dis Reg	L0 li rp Sch spatcl jister INT INT	st nstruc hedule h Unit File (FP32 FP32 FP32	st tion C r (32 t (32 th 16,384 FP32 FP32 FP32	ache hread read/u 4 x 32	/clk) clk) 2-bit)			FP6	64 64 64	War Di: Reg INT INT	L0 Ir rp Sch spatcl ister INT INT	nstruc nedule h Unit File (* FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32	ache hread/c 1 x 32	/clk) :lk) -bit)	
FP64 FP64 FP64	War Dis Reg	ST LO In P Sch spatc ister INT INT INT	ST netruc hedule h Unit File (FP32 FP32 FP32 FP32	st tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32	ache hread/ 4 x 32	ST //clk) clk) 2-bit)	TENSOR		FP(FP(FP(64 64 64 64	War Dis Reg INT INT INT	L0 Ir p Sch spatcl ister INT INT INT	nstruct hedule h Unit File (* FP32 FP32 FP32 FP32	tion C (32 th (32 th 16,384 FP32 FP32 FP32 FP32	ache hread/c 1 x 32	(clk) (clk)) (clk)(clk))(clk) (clk) (clk))(clk)(clk))(clk)(clk))(clk)(clk)(c	TENSOR
FP64 FP64 FP64 FP64 FP64	War Dis Reg INT INT INT INT	ST LO II P Sch spatcl iister INT INT INT INT	ST netruc h Unit File (FP32 FP32 FP32 FP32 FP32	st tion C (32 t (32 th 16,384 FP32 FP32 FP32 FP32	ache hread 4 x 32 TEN CC	ST //clk) clk) 2-bit) ISOR DRE	TENSOR		FP6 FP6 FP6	54 64 64 64 64	War Di: Reg INT INT INT INT	LO Ir rp Schhart spatcl ister INT INT INT INT	nstruct nedule h Unit File (* FP32 FP32 FP32 FP32 FP32	tion C. r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32	ache hread read/c 1 x 32	(clk) (k) (-bit) SOR	TENSOR
FP64 FP64 FP64 FP64 FP64 FP64	War Dis Reg INT INT INT INT INT	ST LO II p Sch spatcl spatcl ister INT INT INT INT INT	ST Instruction nedule h Unit File (FP32 FP32 FP32 FP32 FP32	st tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	ache hread 4 x 32 TEN CC	/clk) /clk) 2-bit) ISOR DRE	TENSOR		FP6 FP6 FP6 FP6	54 64 64 64 64 64	War Di: Reg INT INT INT INT INT	L0 Ir p Sch spatcl ister INT INT INT INT INT	nstruci nedule h Unit File (* FP32 FP32 FP32 FP32 FP32	tion C (32 th (32 th (32 th (32 th (32 th (32 th) (32	ache hread/c i x 32	si Icik) Ilk) I-bit) SOR IRE	TENSOR
FP64 FP64 FP64 FP64 FP64 FP64 FP64	Var Di: Reg INT INT INT INT INT INT	ST LO II TP Sch spatcl ister INT INT INT INT INT INT	st nstruc nedule h Unit File (FP32 FP32 FP32 FP32 FP32 FP32	st tion C (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ache hread/ 4 x 32	/clk) /clk) 2-bit) ISOR DRE	TENSOR		FPe FPe FPe FPe FPe	64 64 64 64 64 64	War Dis Reg INT INT INT INT INT INT	LO Ir rp Schuspatcl spatcl ister INT INT INT INT INT INT	nstruct nedule h Unit File (* FP32 FP32 FP32 FP32 FP32 FP32 FP32	tion C (32 th (32 th (32 th (32 th (32 th (32 th (32 th (32 th) (32 th	ache hread/c 1 x 32	si (clk) (lk) (l-bit) SOR (RE	TENSOR
FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	Var Dia Reg INT INT INT INT INT INT INT	ST LO II TP Sch Spatcl Ster INT INT INT INT INT INT INT	ST instruction i	st tion C (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ache hread// 4 x 32	st /clk) clk) 2-bit) ISOR DRE	TENSOR		FPe FPe FPe FPe	64 64 64 64 64 64 64 64	War Dis Reg INT INT INT INT INT INT INT	LO Ir pp Sch spatcl ister INT INT INT INT INT INT INT INT	edule h Unit File (* FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ache hread/c 4 x 32	si icik) ilk) i-bit) sorr	TENSOR
FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	Var Dis Reg INT INT INT INT INT INT INT INT	ST LOI P Scr spatc ister INT INT INT INT INT INT INT INT INT INT	ST Instruction ins	st tion C (32 th (32 th (32 th (32 th (32 th (32 th (32 th (32 th) (32	ache hread/ 4 x 32 TEN CC	st /clk) /clk) 2-bit) SORE	TENSOR CORE		FPC FPC FPC FPC FPC FPC FPC FPC FPC	54 64 64 64 64 64 64 64 64 84 84 84 84 84 85	War Di: Reg INT INT INT INT INT INT INT INT INT	LO In p Sch spatcl ister INT INT INT INT INT INT INT INT INT INT	rstruc nedule h Unit FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	tion C (32 tl (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ache hread/ i x 32 TEN CC	si (clk) (lk) (lk) (lk) (lk) (lk) (lk) (lk) (TENSOR CORE
FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	Var Di: Reg INT INT INT INT INT INT INT LD	ST LO In rp Sch Spatcl ister INT INT INT INT INT INT INT INT INT	st nstruc nedule h Unit File (FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	st (32 th (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	st ache hread// 4 x 32 TEN CC	st /clk) clk) 2-bit) ISOR DRE	TENSOR CORE SFU) () () () () () () () () () (FPe FPe FPe FPe FPe FPe FPe FPe FPe	64 64 64 64 64 64 64 64 64 64 64 64 64 6	War Dia Reg INT INT INT INT INT INT INT INT INT	LO In p Sch spatcl ister INT INT INT INT INT INT INT INT	nstruc nedule h Unit File (* FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Ition C (32 th (32 th 16,384 FP32 LD/ ST	ache hread read/c 4 x 32 TEN CC	clk) clk) l-bit) SOR RE LD/ ST	TENSOR CORE





Grid



A kernel is launched as a grid of thread blocks



Warp

- Warp is successive 32 threads in a block
- E.g. blockDim = 160
 - Automatically divided to 5 warps by GPU
- E.g. blockDim = 161
 - If the blockDim is not the Multiple of 32 The rest of thread will occupy one more warp



Block 0		
Warp 0 (0~31)	Warp1 (32~63)	Warp2 (64~95)
Warp 3 (96~127)	Warp 4 (128~159)	



Warp

- SIMT: Single Instruction Multi Thread
- The threads in the same warp always executing the same instruction
- Instructions will be issued to operation units by warp
- Latency is caused by the dependency between the neighbor instructions in the same warp
- In the waiting time, other instructions from other warps can be executed
- Context switching is free
- A lot of warps can hide memory latency



Volta Memory Hierarchy

- Register 256 KB
 - Spills to local memory

Caches

- Shared memory
- L2 cache 6M
- L1 cache/Texture cache
- Global memory



2. Kernel Optimization

Optimization Workflow



Profiling Tools

- □ NVVP & nvprof (legacy)
 - NVIDIA Visual Profiler
 - Timeline
 - cuda kernel profiling
 - nvprof: command line tool
- Nsight System & Nsight Compute
 - Nsight System: system level timeline, including CPU and GPU utilization info
 - Nsight compute: cuda kernel profiling

General Optimization Strategies: Measurement

- □ Find out the limiting factor in kernel performance
 - Memory bandwidth bound
 - memory_utilization >> SM_utilization
 - Instruction throughput bound
 - SM_utilization >> memory_utilization
 - Latency bound
 - both SM_utilization and memory_utilization are low



Optimization Workflow



Memory Optimization

□ If the utilization of memory resource is much larger than the utilization of SM and effective memory throughput is much lower than the peak

Purpose: access only data that are absolutely necessary

Major techniques

- Improve access pattern to reduce wasted transactions
- Reduce redundant access: read-only cache, shared memory

- Memory accesses are per warp
- Memory is accessed in discrete chunks
 - Memory is transport in segments = 32B (same as for writes)
 - If a warp can't take use all of the data in the segments, the rest memory transaction is wasted.

Scenario:

• Warp requests 32 aligned, consecutive 4-byte words

Addresses fall within 4 segments

- Bus utilization: 100%
 - Warp needs 128 bytes
 - 128 bytes move across the bus on a miss



Scenario:

Warp requests 32 aligned, permuted 4-byte words

Addresses fall within 4 segments

- Bus utilization: 100%
 - Warp needs 128 bytes
 - 128 bytes move across the bus on a miss



- Scenario:
 - Warp requests 32 consecutive 4-byte words, offset from perfect alignment
- Addresses fall within at most 5 segments
 - Bus utilization: at least 80%
 - Warp needs 128 bytes
 - At most 160 bytes move across the bus



- Scenario:
 - All threads in a warp request the same 4-byte word
- Addresses fall within a single segment
 - Bus utilization: 12.5%
 - Warp needs 4 bytes
 - 32 bytes move across the bus on a miss



- Scenario:
 - □ Warp requests 32 scattered 4-byte words
- Addresses fall within N segments
 - Bus utilization: 128 / (N*32)
 - Warp needs 128 bytes
 - N*32 bytes move across the bus on a miss



Shared Memory

- □ Low latency: a few cycles
- □ High throughput
- 🗆 Main use
 - Inter-block communication
 - User-managed cache to reduce redundant global memory accesses
 - Avoid non-coalesced access

Shared Memory Example: Matrix Multiplication $C = A \times B$ В Both A, B, C are $N \times N$ С Α

Every thread corresponds to one entry in C.



Device Grid Block Block Block (0,0,0)(1,0,0)(2,0,0)Block Block Block (0, 1, 0)1.01 (2,1,0)Block (1,1,0) Thread Thread Thread Thread Thread (0,0,0)(1,0,0)(2,0,0)(3,0,0)(4,0,0) Thread Thread Thread Thread Thread (0, 1, 0)(1, 1, 0)(2, 1, 0)(3.1.0)(4, 1, 0)Thread Thread Thread Thread Thread (3.2.0)(0.2.0)(1, 2, 0)(2, 2, 0)(4, 2, 0)

Naïve Kernel



Every thread corresponds to one entry in C

Blocked Matrix Multiplication



Data reuse in the blocked version

С

Blocked and Cached Kernel

blockDim.x = BLOCK_SIZE
blockDim.y = BLOCK_SIZE

```
global void sharedMatMult(float *a, float *b, float *c, int N)
    shared float aTile[BLOCK SIZE][BLOCK SIZE];
    shared float bTile[BLOCK SIZE][BLOCK SIZE];
  int row = blockIdx.x * blockDim.x + threadIdx.x;
  int col = blockIdx.y * blockDim.y + threadIdx.y;
  float sum = 0.0f;
  for (int k = 0; k < N; k += BLOCK SIZE)</pre>
      aTile[threadIdx.x][threadIdx.y] = a[row * N + threadIdx.y + k];
      bTile[threadIdx.x][threadIdx.y] = b[(threadIdx.x + k) * N + col];
      syncthreads();
      for (int i = 0; i < BLOCK SIZE; i++)</pre>
          sum += aTile[threadIdx.x][i] * bTile[i][threadIdx.v];
        syncthreads();
  c[row * N + col] = sum;
```

Shared Memory Example: Matrix Multiplication

Native implementation

Given by a set of a

Blocked implementation with shared memory

global read = N/BLOCK_SIZE * N/BLOCK_SIZE * (BLOCK_SIZE * N+ BLOCK_SIZE * N)

= 2 * N³/BLOCK_SIZE

Summary of Memory Optimization

- Memory is transport in segments = 32B
- Improve access pattern to reduce wasted transactions
- Read-only cache can help the data load from global memory
- □ Shared memory is on-chip memory, fast, can be accessed by all threads in a block.

Optimization Workflow



29 📀 nvidia.

Latency Optimization

- When the code is latency bound
 - Both the memory and instruction throughputs are far from the peak
- Latency hiding: switching threads / ILP
 - A thread blocks when one of the operands isn't ready
- Purpose: have enough warps to hide latency
- Major techniques: increase active warps





Occupancy & Active Warps

- Occupancy: ratio of active warps per SM to the maximum number of allowed warps
 - Maximum number: 64 in Volta GV100 Per SM(or pre-volta), but **32** in Turing
- We need the occupancy to be high enough to hide latency
- Occupancy is limited by resource usage

Dynamical Partitioning of SM Resources

□ Shared memory is partitioned among blocks

Registers are partitioned among threads: <= 255</p>

- □ Thread block slots: <= 32
- □ Thread slots: <= 2048 (1024 in Turing)
- Any of those can be the limiting factor on how many threads can be launched at the same time on a SM

How do the SM resources affect the occupancy

□ If the block size is 32, what is the upper limit of occupancy?

- □ If each block uses 32 KB shared memory and block size is 64, what is the upper limit of occupancy?
- □ If each thread uses 64 registers, what is the upper limit of occupancy?

Enough Block and Block Size

- Enough Block: # of blocks >> # of SM (for GV100 80 SM) to scale well to future device.
- Enough Block size: Min 64. Generally use 128 or 256. But use whatever is best for your app.
- Depends on the problem, do experiments!

Occupancy Optimizations

- □ Know the current occupancy: NVIDIA Visual profiler / Nsight Compute
- Adjust resource usage to increase occupancy
 - Change block size
 - Limit register usage
 - Compiler option -maxrregcount=n: per file
 - __launch_bounds__: per kernel

- __global__ void __launch_bounds__(maxThreadsPerBlock, minBlocksPerMultiprocessor) MyKernel(...) { }
- Dynamical allocating shared memory: third parameter in launch configuration.

Optimization Workflow



36 💿 nvidia.

Instruction Optimization

□ If you find out the code is instruction bound

- Compute-intensive algorithm can easily become memory-bound if not careful enough
- Typically, worry about instruction optimization after memory and execution configuration optimizations
- Purpose: reduce instruction count
 - Use less instructions to get the same job done
- Major techniques
 - Use high throughput instructions
 - Reduce wasted instructions: branch divergence, etc.

Reduce Instruction Count

- Use float if precision allow
 - Adding "f" to floating literals (e.g. 1.0f) because the default is double

Fast math functions

- Two types of runtime math library functions
 - func(): Slower but higher accuracy (5 ulp or less)
- func(): fast but lower accuracy (see prog. guide for full details)
- -use_fast_math: forces every func() to __func ()

Control Flow

- Divergent branches:
 - Threads within a single warp take different paths
 - Example with divergence:
 - if (threadIdx.x%2 == 0) {...} else {...}
 - Branch granularity < warp size
 - Different execution paths within a warp are serialized
- Different warps can execute different code with no impact on performance
- Avoid diverging within a warp
 - Example without divergence:
 - if ((threadIdx.x/WARP_SIZE)%2 == 0) {...} else {...}
 - Branch granularity is a whole multiple of warp size

3. CPU-GPU Interaction Optimization

Minimizing CPU-GPU data transfer

- Host<->device data transfer has much lower bandwidth than global memory access.
 - 16 GB/s (PCIe x16 Gen3) vs 250 GB/s & 10.6 T inst/s (GP100)
- Minimize transfer
 - Intermediate data can be allocated, operated, de-allocated directly on GPU
 - Sometimes it's even better to recompute on GPU
- Group transfer
 - One large transfer much better than many small ones
 - Overlap memory transfer with computation

Streams and Async API

- Default API:
 - □ Kernel launches are asynchronous with CPU
 - □ Memcopies (D2H, H2D) block CPU thread
 - CUDA calls are serialized by the driver
- Streams and async functions provide:
 - □ Memcopies (D2H, H2D) asynchronous with CPU
 - □ Ability to concurrently execute a kernel and a memcopy
 - Concurrent kernel
- Stream = sequence of operations that execute in issue-order on GPU
 - Operations from different streams can be interleaved
 - □ A kernel and memcopy from different streams can be overlapped

Pinned (non-pageable) memory

- Pinned memory enables:
 - memcopies asynchronous with CPU & GPU

Usage

cudaHostAlloc / cudaFreeHost instead of malloc / free

Note:

- pinned memory is essentially removed from virtual memory
- cudaHostAlloc is typically very expensive

Overlap kernel and memory copy

Requirements:

D2H or H2D memcopy from <u>pinned</u> memory Device with compute capability ≥ 1.1 (G84 and later) Kernel and memcopy in different, non-0 streams

Code:

```
cudaStream_t stream1, stream2;
cudaStreamCreate(&stream1);
cudaStreamCreate(&stream2);
```

cudaMemcpyAsync(dst, src, size, dir, stream1); kernel<<<grid, block, 0, stream2>>>(...);



4. Introduction to libraries

cuDNN

- □ NVIDIA cuDNN is a GPU-accelerated library of primitives for deep neural networks.
- Provide function for following DNN application:
 - Convolution forward and backward, including cross-correlation.
 - Pooling forward and backward.
 - Softmax forward and backward.
 - Neuron activations forward and backward.(ReLU, Sigmoid, Tanh)
 - Tensor transformation functions.
 - □ LRN, LCN and batch normalization forward and backward

cuDNN

□ CPU interface(as normal C/C++ function).

Easy to use.

Minimal code modification to use GPU.

Context-based:

- Can be assign to target stream.
- □ Can be overlapped with other GPU tasks.

Optimal performance.

- □ Highly-optimized implementation.
- □ Tensor-core optimized.

cuDNN

Common usage:

- □ Call cudaSetDevice() to bind the current thread to a CUDA device.
- □ Initialize a handle to the library context by calling cudnnCreate() on this device.
- Optionally bind the context to a CUDA stream using cudnnSetStream() (otherwise default stream).
- □ Call cuDNN APIs and pass the context handle to them explicitly.
- Release the resources associated with the context using cudnnDestroy() when finish using cuDNN.
- □ For individual cuDNN API usage, refer to the documents.

- NVIDIA Collective Communications Library is a library of multi-GPU collective communication primitives that are topology-aware.
- GPU-oriented: 1 rank per GPU (traditional CPU-oriented library: 1 rank per process).
- Easy-to-use: Very similar to MPI library.
 - Support communication:
 - □ AllReduce
 - Broadcast
 - AllGather
 - ReduceScatter
 - Send/Receive(preview)

NCCL Usage:

Generate a Unique ID for all ranks to setup communicator.

□ Don't need it if using ncclCommInitAll when only one-process is involved.

□ Need third-party communication library to communicate the ID.

- Initialize a communicator on every GPU(rank) involved in the communication with the unique ID.
- Using the communicators to do the communication.
- Destroy the communicator when no longer needed.

Group mechanism:

- □ Many operations in NCCL requires synchronization between ranks.
 - □ Communicator initialization and collective communication.
- □ Not a problem for CPU-oriented libraries, since all ranks operate concurrently.
- □ When a thread/process operate on multiple GPUs, it is a deadlock problem.
- Using group mechanism to batch operations from all GPUs together to avoid deadlock.

□ Simple NCCL example:

```
11 ...
   //Unique ID and communicators
   ncclUniqueId id;
   ncclComm_t comms[nDev];
   //generating NCCL unique ID at one process and broadcasting it to all
   if (myRank == 0) ncclGetUniqueId(&id);
   MPI_Bcast((void *)&id, sizeof(id), MPI_BYTE, 0, MPI_COMM_WORLD);
   //initializing NCCL, group API is required around ncclCommInitRank as it is
   //called across multiple GPUs in each thread/process
   ncclGroupStart();
   for (int i=0; i<nDev; i++) {</pre>
       cudaSetDevice(localRank*nDev + i);
       ncclCommInitRank(comms+i, nRanks*nDev, id, myRank*nDev + i);
   ncclGroupEnd();
   //calling NCCL communication API. Group API is required when using
   //multiple devices per thread/process
   ncclGroupStart();
   for (int i=0; i<nDev; i++)</pre>
    ncclAllReduce((const void*)sendbuff[i], (void*)recvbuff[i], size, ncclFloat, ncclSum,
                    comms[i], s[i]);
   ncclGroupEnd();
   //synchronizing on CUDA stream to complete NCCL communication
   for (int i=0; i<nDev; i++)</pre>
       cudaStreamSynchronize(s[i]);
   11 ...
   //finalizing NCCL
   for (int i=0; i<nDev; i++)</pre>
       ncclCommDestroy(comms[i]);
}
```

5. Summary and Reference

Summary

GPU Architecture

- Warp is successive 32 threads in a block.
- On-chip memory (Shared memory, L1/Texture cache) has much lower latency compared with off-chip global memory.

Memory Optimization

- Improve access pattern to reduce wasted transactions (coalesced access).
- Use read-only cache or shared memory to reduce the access to global memory.

Summary

- Configuration Optimization
 - Enough block and block size, appropriate SM resource assignment to ensure enough active warps and high occupancy.
- Instruction Optimization
 - Use high throughput instructions if possible.
 - Avoid branch divergence to reduce wasted instructions.
- CPU-GPU async communication
 - Reduce CPU-GPU data copy.
 - Use streams to overlap CPU-GPU memcpies and kernel launchs.

Summary

- cuDNN is a highly-optimized DNN routine library provided by NVIDIA.
- NCCL is a topology-aware and highly-optimized library for multi-GPU communication provided by NVIDIA.

