
original
BEAR
chain
φ
φ
accumulator RTL
+ adder RTL
Characterize
Extract
Re-encode
Verify
Select
re-encoded RTL
+ proof
where the approximation ends (k, low function, boundary carry)
which registers are accumulators
carry-save candidates + state relation
induction on the state relation: same output bits
cheapest proven design for your clock and budget