




## Lab4 五段流水 MIPS CPU 设计

### 设计概述


基本上各个最底层模块都可以复用之前的，只不过数据通路以及控制器的集成需要拆分为五个阶段：“取指”、“译码”、“执行”、“访存”和“写回”，此外数据通路模块内需要集成冒险处理模块

▽ 带流水线的数据通路图如下：



图中少画了 jump 指令的处理流程

▽ 带流水线的且利用前递、阻塞解决冒险的数据通路图如下



图中少画了 jump 指令的处理流程

在原有的基础上增加了触发器、比较器、三选一器以及冒险模块

## 触发器

各个阶段之间以触发器的方式间隔，触发器有 Flopr、Floprc、Flopenr、Flopenrc 三种

▽ Flopr: clk 和 rst 实现 PC

```
`timescale 1ns / 1ps

//带有 reset 的 D 触发器
module flopr(
    input clk,
    input rst,

    input [31:0]i_addr,
    output reg [31:0]o_addr
);
    always @(posedge clk) begin
        if (~rst) begin
```

```

        o_addr<=0;
    end
    else begin
        o_addr<=i_addr;
    end
end
endmodule

```

Verilog

▼ Floprc: clk 和 rst 和 clear

```

`timescale 1ns / 1ps

//带有 reset 和 clear 的 D 触发器
module floprc(
    input clk,
    input rst,
    input clear,

    input [31:0]d,
    output reg[31:0]q
);
    always @(posedge clk) begin
        if(rst) begin
            q <= 0;
        end else if (clear)begin
            q <= 0;
        end else begin
            q <= d;
        end
    end
end
endmodule

```

▼ Flopenr: clk 和 enable 和 rst

```
`timescale 1ns / 1ps

//带有 enable、rst 的 D 触发器
module flopenr(
    input clk,
    input rst,
    input enable,

    input [31:0]d,
    output reg[31:0]q
);
    always @(posedge clk) begin
        if (~rst) begin
            q<=0;
        end
        else if(enable)begin
            q<=d;
        end
    end
endmodule
```

▼ Flopenrc: clk 和 enable 和 rst 和 clear (没用到)

```
`timescale 1ns / 1ps

module flopenrc(
    input clk,rst,enable,clear,
    input [31:0]d,
```

```

        output reg[31:0]q
    );
    always @(posedge clk) begin
        if (~rst) begin
            q<=0;
        end
        else if (clear) begin
            q<=0;
        end
        else if (enable) begin
            q<=d;
        end
    end
end

endmodule

```

Verilog

## 比较器

```

`timescale 1ns / 1ps

module beq(
    input [31:0]A,
    input [31:0]B,

    output isBeq
);
    assign isBeq=(A==B)?1:0;
endmodule

```

Verilog

## 三选一器

```
`timescale 1ns / 1ps

module mux3to1(
    input [31:0]A,
    input [31:0]B,
    input [31:0]C,
    input [1:0]sel,

    output[31:0]res
);
    assign res=(sel==2'b00)?A:
                (sel==2'b01)?B:
                (sel==2'b10)?C:32'h0;
endmodule
```

Verilog

## 冒险模块

数据冒险→通过[前递技术和阻塞](#)解决 RAW

▾ 前递技术

### ● 介绍


如下图流水所示，*ex* 与上一条指令的 *mem*、上上条指令的 *wb* 冲突，而 *ex* 所读到的操作数可能来自于 *mem* 的 *alu* 计算结果、*wb* 的访存结果。前递技术就是不需要再在 *wb* 写完寄存器，*ex* 才能获取到数据，而是直接将所用到的数据送往 *ex*，即 *mem*→*ex*、*wb*→*ex*

wb
mem
ex

### ● 实现




因此需要把 *rsD*、*rtD*、*memToRegE*、*writeRegE* 送阻塞模块 hazard，输出阻塞信号 *stallF*、*stallD*、*freshE*，如下图




实现逻辑如下：

$$lwstall = ((rsD == rtE) \text{ OR } (rtD == rtE)) \text{ AND } MemtoRegE$$
$$StallF = StallD = FlushE = lwstall$$

控制冒险→提前地址的计算和分支的判断→减少分支延迟




分支地址的计算提前到 ID 译码阶段→ $pcPlus4D + \{14\{inst[15]\}, inst[15:0], 2'b00\} = pcBranchD$



是否分支的判断提前到 ID 译码阶段→根据  $inst[25:21]$ 、 $inst[20:16]$  取寄存器操作数比较，结果是否为 0 的标志送 *controler* 生成 *pcSrcD* ( $isBeqspace \& spacebranchD \rightarrow pcSrcD$ )

这里 *ID* 阶段的访问寄存器数同 *EX* 阶段一样涉及到了 *RAW* 数据冒险，仍按照前递和阻塞的技术处理如下：

前递 *forwardAD*/*BD*:



*EX* 阶段的读取结果和 *ID* 一致，不需要处理。*MEM* 阶段的 *aluResult* 和 *WB* 阶段的 *resultW* 则需要处理

$$forwardAD = ((rsD \neq 0) \& (rsD == writeRegM) \& regWriteM) ? 10 :$$
$$(rsD \neq 0) \& (rsD == writeRegW) \& regWriteW ? 01 : 00$$



阻塞 *branchStall*:

1. 在 *WB* 阶段的无论是 *alu* 写寄存器还是 *lw* 写寄存器, *ID* 阶段都可以无阻塞的进行前递读取结果
2. 如果上一条指令是一个写寄存器指令, 无论是 *lw* 写还是 *alu* 写, 均无法前递获得结果, 只能通过阻塞, 此时的阻塞条件是 *regWriteE & (rsD == writeRegE / rtD == writeRegE)*
3. 如果上上条指令是一个写寄存器指令, 若是 *alu* 写寄存器则 *aluResult* 已可以直接在 *MEM* 阶段送至 *ID*, 而若是 *lw* 写寄存器, 则需要阻塞延迟一个时钟周期到 *WB* 才可前递送达, 此时的阻塞条件是 *memToRegM & (rsD == writeRegM / rtD == writeRegM)*

$$\begin{aligned} \text{branchstall} &= \text{BranchD AND RegWriteE AND} \\ &\quad (\text{WriteRegE} == \text{rsD OR WriteRegE} == \text{rtD}) \\ &\quad \text{OR BranchD AND MemtoRegM AND} \\ &\quad (\text{WriteRegM} == \text{rsD OR WriteRegM} == \text{rtD}) \\ \text{StallF} &= \text{StallD} = \text{FlushE} = \text{lwstall OR branchstall} \end{aligned}$$

代码实现

```
`timescale 1ns / 1ps

module hazard(
    input [4:0] rsD, rtD, rsE, rtE,
    input memToRegE, memToRegM,
    input branchD,
    input regWriteE, regWriteM, regWriteW,
    input [4:0] writeRegE, writeRegM, writeRegW,
    output stallF, stallD, freshE,

    output [1:0] forwardAE, forwardBE,
    output [1:0] forwardAD, forwardBD
);
//todo:看 AD、BD 是否要判断 WB; 看 branchStall 是否有 WB
```

```

//wb 阶段已经写回去

wire lwStall,branchStall;
assign forwardAD=((rsD!=0)&(rsD==writeRegM)&regWriteM)?10:
                ((rsD!=0)&(rsD==writeRegW)&regWriteW)?01:00;
assign forwardBD=((rtD!=0)&(rtD==writeRegM)&regWriteM)?10:
                ((rtD!=0)&(rtD==writeRegW)&regWriteW)?01:00;

assign forwardAE=((rsE!=0)&(rsE==writeRegM)&regWriteM)?10:
                ((rsE!=0)&(rsE==writeRegW)&regWriteW)?01:00;
assign forwardBE=((rtE!=0)&(rtE==writeRegM)&regWriteM)?10:
                ((rtE!=0)&(rtE==writeRegW)&regWriteW)?01:00;

//稍微的处理延迟——便于观察
assign #1 lwStall=(rsD==rtE|rtD==rtE)&memToRegE;
//在 clk 下降沿写寄存器，上升沿读——先写后读，所以是 1->0->1
assign #1 branchStall=branchD&(regWriteE&(rsD==writeRegE|rtD==writeRegE)
                               |memToRegM&(rsD==writeRegM|rtD==writeRegM));
assign #1 stallD=lwStall|branchStall;
assign #1 stallF=stallD;
assign #1 freshE=stallD;
endmodule

```

Verilog

## 控制器的集成

控制器集成的方法仍同之前的单周期，但是这里要结合各个流水段，将各个流水段需要的控制信号利用上面的四个触发器传递过去



```

output regWriteE,regWriteM,regWriteW,

//datapath 执行阶段需要的控制信号——B 操作数的选择、写回寄存器地址的选择、alu 做什么运算

output alusrcE,regDstE,
output [2:0]aluControlE,

//输出给 dataMem 的写存信号

output memWriteM,

//输出给写寄存器数的二路选择信号

output memToRegW
);

//译码阶段

wire memToRegD,memWriteD,alusrcD,regDstD,regWriteD;
wire [1:0]aluopD;
wire [2:0]aluControlD;

//执行阶段

wire memWriteE;

mainDecoder  mainDecoder_inst (
    .op(op),
    .memToReg(memToRegD),
    .memWrite(memWriteD),
    .branch(branchD),
    .alusrc(alusrcD),
    .regDst(regDstD),
    .regWrite(regWriteD),
    .jump(jumpD),
    .aluop(aluopD)
);

```

```


aluDecoder  aluDecoder_inst (
    .aluop(aluopD),
    .alu_funct(alu_funct),
    .aluControl(aluControlD)
);

assign pcSrcD=branchD&isBeq;//分支提前判断

parameter WIDTH_DE = 8;
floprc # (.WIDTH(WIDTH_DE))  floprc_DE (
    .clk(clk),
    .rst(rst),
    .clear(freshE),
    .d({memToRegD,memWriteD,alusrcD,regDstD,regWriteD,aluControlD}),
    .q({memToRegE,memWriteE,alusrcE,regDstE,regWriteE,aluControlE})
);
parameter WIDTH_EM = 3;
flopr # (.WIDTH(WIDTH_EM))  flopr_EM (
    .clk(clk),
    .rst(rst),
    .d({regWriteE,memToRegE,memWriteE}),
    .q({regWriteM,memToRegM,memWriteM})
);
parameter WIDTH_MW = 2;
flopr # (.WIDTH(WIDTH_MW))  flopr_MW (
    .clk(clk),
    .rst(rst),
    .d({regWriteM,memToRegM}),
    .q({regWriteW,memToRegW})
);
endmodule

```

## 数据通路的集成



思路:

1. 模块定义思路: 阻塞模块、产生 pc\_next、取指、译码、执行、访存、写回需要外部输入的信号, 输出给外部的信号
2. 定义模块内部变量: 按照产生 pc\_next、取指、译码、执行、访存、写回的顺序分析
3. 模块声明: 阻塞模块 *hazard*、产生 *pc\_next* (*pcSrcD* 多选器、*jumpD* 多选器)、寄存器堆 *regFile*、取指 (*pc* 触发器、*adder4*)、译码 (触发器传递 *instrD* 和 *pcPlus4D*、立即数扩展 *signExtend*、左移 *shl2*、*adder* 生成 *pcBranchD*、*forwardAD/BD* 三选一选择器、*beq* 比较器、赋值 *op* 等信号)、执行 (触发器传递 *regReadAE/BE*、*signImmE*、*rsE*、*rtE*、*rdE*、*forwardAE/BE* 三选一选择器, *aluSrcE* 二选一器, *alu*, *regDstE* 二选一器)、访存 (触发器传递 *aluOutM*、*writeDataM*、*writeRegM*)、写回 (触发器传递 *aluOutW*、*readDataW*、*writeRegW*、*memToRegW* 二选一器)

```
`timescale 1ns/1ps
```

```
module datapath(
    input clk,rst,
```

```
//阻塞模块
```

```
input branchD,
```

```
input memToRegE,memToRegM,
```

```
input regWriteE,regWriteM,regWriteW,
```

```
output freshE,
```

```
//产生 pc_next
```

```
input pcSrcD,jumpD,
```

```
//取指
```

```
input [31:0]instrF,
```

```
output [31:0]pcAddr,
```

```
//译码
```

```
output [5:0]op,alu_funct,
```

```
output isBeq,
```

```
//执行
```

```
input regDstE,alusrcE,
```

```
input [2:0]aluControlE,
```

```
//访存
```

```
output [31:0]aluOutM,
```

```
output [31:0]writeDataM,
```

```
input [31:0]readDataM,
```

```
//写回
```

```
input memToRegW
```

```
);
```

```
//产生 pc_next

    //pcPlus4F pc+4, pcBranchD 分支跳转地址, pcTemp4 前两个地址的选择输出
wire [31:0]pcPlus4F,pcBranchD,pcTempF,pc_next;

//取指

wire stallF;

//译码

wire stallD;
wire [1:0]forwardAD,forwardBD;
wire [31:0]instrD;
wire [31:0]pcPlus4D;
wire [31:0]signImmD,signImmD_L2;
wire [4:0]rsD,rtD,rdD;
wire [31:0]readRegAD,readRegBD;
wire [31:0]beqAD,beqBD;

//执行

wire [1:0]forwardAE,forwardBE;
wire [4:0]rsE,rtE,rdE;
wire [31:0]readRegAE,readRegBE;
wire [31:0]aluOutE,srcAE,srcBE,writeDataE;
wire [4:0]writeRegE;
wire [31:0]signImmE;

//访存

wire [4:0]writeRegM;

//写回

wire [31:0]readDataW,aluOutW;
```



```

wire [4:0]writeRegW;
wire [31:0]resultW;

hazard hazard_inst (//阻塞模块

    .rsD(rsD),
    .rtD(rtD),
    .rsE(rsE),
    .rtE(rtE),
    .memToRegE(memToRegE),
    .memToRegM(memToRegM),
    .branchD(branchD),
    .regWriteE(regWriteE),
    .regWriteM(regWriteM),
    .regWriteW(regWriteW),
    .writeRegE(writeRegE),
    .writeRegM(writeRegM),
    .writeRegW(writeRegW),
    .stallF(stallF),
    .stallD(stallD),
    .freshE(freshE),
    .forwardAE(forwardAE),
    .forwardBE(forwardBE),
    .forwardAD(forwardAD),
    .forwardBD(forwardBD)
);

//产生 pc_next
mux2to1 mux2to1_select_pcTempF (
    .A(pcPlus4F),
    .B(pcBranchD),
    .sel(pcSrcD),
    .res(pcTempF)

```

```
);
mux2to1 mux2to1_select_pcNext (
    .A(pcTempF),
    .B({pcPlus4D[31:28],instrD[25:0],2'b00}),//原 pcAdder4 后的高 4 位, 指令的低 26 位左移两位(28 位)
    .sel(jumpD),
    .res(pc_next)
);
```

//寄存器模块

```
regfile regfile_inst (
    .clk(clk),
    .regWrite(regWriteW),
    .addrA(rsD),
    .addrB(rtD),
    .addrC(writeRegW),
    .writeData(resultW),
    .readDataA(readRegAD),
    .readDataB(readRegBD)
);
```

//取指

```
pc pc_inst (
    .clk(clk),
    .rst(rst),
    .en(~stallF),
    .d(pc_next),
    .q(pcAddr)
);
adder adder_pcPlusF (
    .a(pcAddr),
    .b(32'h4),
    .y(pcPlus4F)
```

```

);

//译码

//触发器传递

parameter WIDTH_FD = 32;
flopenr # (.WIDTH(WIDTH_FD)) flopenr_ID2 (
    .clk(clk),
    .rst(rst),
    .enable(~stallD),
    .d(pcPlus4F),
    .q(pcPlus4D)
);
flopenr # (.WIDTH(WIDTH_FD)) flopenr_ID1 (
    .clk(clk),
    .rst(rst),
    .enable(~stallD),
    .d(instrF),
    .q(instrD)
);

//符号扩展->产生 pcBranchD

signExtend signExtend_instD (
    .d(instrD[15:0]),
    .q(signImmD)
);
shl2 shl2_instD (
    .a(signImmD),
    .b(signImmD_L2)
);
adder adder_pcBranchD (
    .a(signImmD_L2),
    .b(pcPlus4D),

```

```
        .y(pcBranchD)
    );

    //比较器输出 isBeq
    mux3to1_mux2to1_select_beqAD (
        .A(readRegAD),
        .B(resultW),
        .C(aluOutM),
        .sel(forwardAD),
        .res(beqAD)
    );
    mux3to1_mux2to1_select_beqBD (
        .A(readRegBD),
        .B(resultW),
        .C(aluOutM),
        .sel(forwardBD),
        .res(beqBD)
    );
    beq beq_instD (
        .A(beqAD),
        .B(beqBD),
        .isBeq(isBeq)
    );

    //基本变量赋值
    assign op=instrD[31:26];
    assign alu_func=instrD[5:0];
    assign rsD=instrD[25:21];
    assign rtD=instrD[20:16];
    assign rdD=instrD[15:11];

    //执行
```

//触发器传递

parameter WIDTH\_EX\_DATA = 32;

```
floprc # (.WIDTH(WIDTH_EX_DATA)) floprc_EX1 (  
    .clk(clk),  
    .rst(rst),  
    .clear(freshE),  
    .d(readRegAD),  
    .q(readRegAE)  
);
```

```
floprc # (.WIDTH(WIDTH_EX_DATA)) floprc_EX2 (  
    .clk(clk),  
    .rst(rst),  
    .clear(freshE),  
    .d(readRegBD),  
    .q(readRegBE)  
);
```

```
floprc # (.WIDTH(WIDTH_EX_DATA)) floprc_EX3 (  
    .clk(clk),  
    .rst(rst),  
    .clear(freshE),  
    .d(signImmD),  
    .q(signImmE)  
);
```

parameter WIDTH\_EX\_RegAddr = 15;

```
floprc # (.WIDTH(WIDTH_EX_RegAddr)) floprc_EX4 (  
    .clk(clk),  
    .rst(rst),  
    .clear(freshE),  
    .d({rsD,rtD,rdD}),  
    .q({rsE,rtE,rdE})  
);
```

//SrcAE、SrcBE 产生并进行 ALU 运算

```
mux3to1  mux3to1_srcAE (
    .A(readRegAE),
    .B(resultW),
    .C(aluOutM),
    .sel(forwardAE),
    .res(srcAE)
);
mux3to1  mux3to1_WDE (
    .A(readRegBE),
    .B(resultW),
    .C(aluOutM),
    .sel(forwardBE),
    .res(writeDataE)
);
mux2to1  mux2to1_srcBE (
    .A(writeDataE),
    .B(signImmE),
    .sel(alusrcE),
    .res(srcBE)
);
alu  alu_inst (
    .aluControl(aluControlE),
    .A(srcAE),
    .B(srcBE),
    .aluResult(aluOutE)
);
```

//生成写寄存器地址

```
mux2to1  mux2to1_WRegAddr (
    .A(rtE),
    .B(rdE),
```

```

        .sel(regDstE),
        .res(writeRegE)
    );

//访存

//触发器传递

parameter WIDTH_MEM_DATA= 32;
flopr # (.WIDTH(WIDTH_MEM_DATA)) flopr_MEM1 (
    .clk(clk),
    .rst(rst),
    .d(aluOutE),
    .q(aluOutM)
);
flopr # (.WIDTH(WIDTH_MEM_DATA)) flopr_MEM2 (
    .clk(clk),
    .rst(rst),
    .d(writeDataE),
    .q(writeDataM)
);
parameter WIDTH_MEM_RegAddr = 5;
flopr # (.WIDTH(WIDTH_MEM_RegAddr)) flopr_MEM3 (
    .clk(clk),
    .rst(rst),
    .d(writeRegE),
    .q(writeRegM)
);

//写回

//触发器传递

parameter WIDTH_WB_DATA= 32;
flopr # (.WIDTH(WIDTH_WB_DATA)) flopr_WB1 (

```

```

        .clk(clk),
        .rst(rst),
        .d(aluOutM),
        .q(aluOutW)
    );
    flopr # (.WIDTH(WIDTH_WB_DATA)) flopr_WB2 (
        .clk(clk),
        .rst(rst),
        .d(readDataM),
        .q(readDataW)
    );
    parameter WIDTH_WB_RegAddr = 5;
    flopr # (.WIDTH(WIDTH_WB_RegAddr)) flopr_WB3 (
        .clk(clk),
        .rst(rst),
        .d(writeRegM),
        .q(writeRegW)
    );

    //产生写寄存器结果
    mux2to1 mux2to1_WRegRes (
        .A(aluOutW),
        .B(readDataW),
        .sel(memToRegW),
        .res(resultW)
    );
endmodule

```

Verilog

## MIPS 模块、顶层模块



```
`timescale 1ns / 1ps

module mips(
    input clk,rst,

    input [31:0]instrF,readDataM,
    output [31:0]pcAddr,aluOutM,writeDataM,
    output memWriteM
);
    wire branchD,memToRegE,memToRegM,memToRegW,regWriteE,regWriteM,regWriteW;
    wire pcSrcD,jumpD,isBeq,regDstE,alusrcE,freshE;
    wire [5:0]op,alu_func;
    wire [2:0]aluControlE;

    controler  controler_inst (
        .clk(clk),
        .rst(rst),
        .op(op),
        .alu_func(alu_func),
        .isBeq(isBeq),
        .freshE(freshE),
        .pcSrcD(pcSrcD),
        .jumpD(jumpD),
        .branchD(branchD),
        .memToRegE(memToRegE),
        .memToRegM(memToRegM),
        .regWriteE(regWriteE),
        .regWriteM(regWriteM),
        .regWriteW(regWriteW),
        .alusrcE(alusrcE),
        .regDstE(regDstE),
        .aluControlE(aluControlE),
        .memWriteM(memWriteM),
```

```
        .memToRegW(memToRegW)
    );
```

```
datapath datapath_inst (
    .clk(clk),
    .rst(rst),
    .branchD(branchD),
    .memToRegE(memToRegE),
    .memToRegM(memToRegM),
    .regWriteE(regWriteE),
    .regWriteM(regWriteM),
    .regWriteW(regWriteW),
    .freshE(freshE),
    .pcSrcD(pcSrcD),
    .jumpD(jumpD),
    .instrF(instrF),
    .pcAddr(pcAddr),
    .op(op),
    .alu_funct(alu_funct),
    .isBeq(isBeq),
    .regDstE(regDstE),
    .aluSrcE(aluSrcE),
    .aluControlE(aluControlE),
    .aluOutM(aluOutM),
    .writeDataM(writeDataM),
    .readDataM(readDataM),
    .memToRegW(memToRegW)
);
```

```
endmodule
```

```

`timescale 1ns/1ps

module top (
    input clk,rst,
    output [31:0]instrF
);
    wire [31:0]readDataM;
    wire [31:0]pcAddr,aluOutM,writeDataM;
    wire memWriteM;
    mips mips_inst (
        .clk(clk),
        .rst(rst),
        .instrF(instrF),
        .readDataM(readDataM),
        .pcAddr(pcAddr),
        .aluOutM(aluOutM),
        .writeDataM(writeDataM),
        .memWriteM(memWriteM)
    );
    instMem instMem_inst(//clk 下降沿读
        .clka(~clk),
        .addra(pcAddr),
        .douta(instrF)
    );
    dataMem dataMem_inst(//clk 下降沿写存
        .clka(~clk),
        .wea(memWriteM),
        .addra(aluOutM),
        .dina(writeDataM),
        .douta(readDataM)
    );
endmodule

```

