

NAME: _____

SANTA CLARA UNIVERSITY
Department of Computer Engineering

COEN 020

Final Exam

Winter 2017

(Closed Book & Notes; Honor Code Applies)

NOTE: This final exam consists of two parts with a break in between. You will only be allowed to leave the room during the break. You may take your break as soon as you have completed Part 1. You will be given Part 2 of the exam when you return from your break.

Total Time Allowed: 3 hours

SCU's Academic Integrity Pledge

"I am committed to being a person of integrity. I pledge, as a member of the Santa Clara University community, to abide by and uphold the standards of academic integrity contained in the Student Conduct Code."

Signature:_____

	Points	Maximum
Part 1:		87
Part 2:		75
Total:		162

Overall: %

NAME: _____

SANTA CLARA UNIVERSITY
Department of Computer Engineering

COEN 020

Final Exam (Part 1)

Winter 2017

1. [5 pts] Convert 107_{10} to base 5.

2. [5 pts] Convert 324_5 to base 10.

3. [5 pts] Convert 7.3_8 to base 4.

NAME: _____

SANTA CLARA UNIVERSITY
Department of Computer Engineering

COEN 020

Final Exam (Part 1)

Winter 2017

4. Perform the following signed number base conversions:

- a. [5 pts] Convert -50_{10} to 8-bit 2's complement

Answer: _____₂

- b. [5 pts] Convert -2.75_{10} to a 4.4 fixed-point real.

Answer: _____ . _____₂

- c. [5 pts] Convert the 4.4 fixed-point real 1101.1100_2 to base 10

Answer: _____ . _____₁₀

NAME: _____

SANTA CLARA UNIVERSITY
Department of Computer Engineering

COEN 020

Final Exam (Part 1)

Winter 2017

5. [5 pts] The closest representation of one-third as a Q2.6 fixed-point real is 00.010101_2 . Suppose you multiply this by three. What is the decimal value of the result?
6. [6 pts] What value will be printed by each of the two following code segments?

<pre>int8_t prev, next ; next = 0 ; do { prev = next ; next = prev + 1 ; } while (next > prev) ; printf("next = %d\n", next) ; Answer: _____</pre>	<pre>uint8_t prev, next ; next = 0 ; do { prev = next ; next = prev + 1 ; } while (next > prev) ; printf("next = %u\n", next) ; Answer: _____</pre>
--	---

7. [5 pts] Assume you have two 16-bit numbers 4001_{16} and $FFFF_{16}$. Their 32-bit unsigned product is $4000BFFF_{16}$. Convert this 32-bit unsigned product into the corresponding 32-bit 2's-complement product. To do: (1) clearly show each step in your process, (2) give the final 32-bit result (in hex), and (3) give a short justification for each step in your conversion process.

NAME: _____

SANTA CLARA UNIVERSITY
Department of Computer Engineering

COEN 020

Final Exam (Part 1)

Winter 2017

8. Suppose you use reciprocal multiplication to divide by 5 on an 4-bit computer.
- [4 pts] What is the corresponding integer constant multiplier? _____
 - [4 pts] What integer quotient would you get when the dividend is 20? _____
9. [10 pts] Fill-in all the carry, borrow, sum and difference bits in the following operations and indicate if overflow occurs:

				0
	1	0	1	0
+	0	1	1	0

Unsigned overflow? _____

2's complement overflow? _____

				0
	1	0	1	0
-	0	1	1	0

Unsigned overflow? _____

2's complement overflow? _____

NAME: _____

SANTA CLARA UNIVERSITY
Department of Computer Engineering

COEN 020

Final Exam (Part 1)

Winter 2017

10. [8 pts] For each data type listed below, indicate the corresponding variation of the LDR instruction by placing an "X" in the appropriate column:

Data Type	LDR	LDRB	LDRSB	LDRH	LDRSH	LDRD
int8_t *						
int16_t						
int32_t						
int64_t						
uint8_t						
uint16_t *						
uint32_t						
uint64_t *						

11. [3 pts] For each instruction listed below, indicate by how much it multiplies R0:

Instruction	Multiplier
ADD R0,R0,R0,LSL 3	
SUB R0,R0,R0,LSL 4	
RSB R0,R0,R0,LSL 5	

NAME: _____

SANTA CLARA UNIVERSITY
Department of Computer Engineering

COEN 020

Final Exam (Part 1)

Winter 2017

12. [7 pts] For each addressing mode listed below, indicate the corresponding C expression by placing an "X" in the appropriate column. Assume the operand size is specified by the C identifier.

Addressing Mode	*p64	*(p16+1)	a32[k16]	None
[R1]				
[R1,1]				
[R1,2]				
[R1,4]				
[R1,R2,LSL 1]				
[R1,R2,LSL 2]				
[R1,R2,LSL 4]				

13. [5 pts] Without using SDIV or UDIV instruction, give a short sequence of assembly language instructions that will correctly divide the 2's complement integer held in register R0 by the constant 16 and leave the result in the same register.