

2. Given the C declaration statements,

```
uint8_t    u8 ;
uint16_t   u16 ;
uint32_t   u32 ;
uint64_t   u64 ;
```

Translate each of the following C assignment statements into ARM Cortex-M4 assembly:

(a) <code>u8 = 0 ;</code>	<code>LDR R0,=0</code> <code>STRB R0,u8</code>
(b) <code>u16 = 0 ;</code>	<code>LDR R0,=0</code> <code>STRH R0,u16</code>
(c) <code>u32 = 0 ;</code>	<code>LDR R0,=0</code> <code>STR R0,u32</code>
(d) <code>u64 = 0 ;</code>	<code>LDR R0,=0</code> <code>STRD R0,R0,u64</code>
(e) <code>u16 = u8 ;</code>	<code>LDRB R0,u8</code> <code>STRH R0,u16</code>
(f) <code>u32 = u8 ;</code>	<code>LDRB R0,u8</code> <code>STR R0,u32</code>
(g) <code>u32 = u16 ;</code>	<code>LDRH R0,u16</code> <code>STR R0,u32</code>
(h) <code>u64 = u32 ;</code>	<code>LDR R0,u32</code> <code>LDR R1,=0</code> <code>STRD R0,R1,u64</code>
(i) <code>u8 = u32 ;</code>	<code>LDR R0,u32</code> <code>STRB R0,u8</code>
(j) <code>u8 = u16 ;</code>	<code>LDRH R0,u16</code> <code>STRB R0,u8</code>
(k) <code>u16 = u32 ;</code>	<code>LDR R0,u32</code> <code>STRH R0,u16</code>

The same register can be used to provide both the least and most-significant halves of the 64-bit value if those bit patterns are identical

3. Given the C declaration statements,

```
int8_t    s8 ;
int16_t   s16 ;
int32_t   s32 ;
int64_t   s64 ;
```

Translate each of the following C assignment statements into ARM Cortex-M4 assembly:

(a) <code>s8 = -1 ;</code>	<code>LDR R0, #-1</code> <code>STRB R0, s8</code>
(b) <code>s16 = -1 ;</code>	<code>LDR R0, #-1</code> <code>STRH R0, s16</code>
(c) <code>s32 = -1 ;</code>	<code>LDR R0, #-1</code> <code>STR R0, s32</code>
(d) <code>s64 = -1 ;</code>	<code>LDR R0, #-1</code> <code>STRD R0, R0, s64</code>
(e) <code>s16 = s8 ;</code>	<code>LDRSB R0, s8</code> <code>STRH R0, s16</code>
(f) <code>s32 = s8 ;</code>	<code>LDRSB R0, s8</code> <code>STR R0, s32</code>
(g) <code>s32 = s16 ;</code>	<code>LDRSH R0, s16</code> <code>STR R0, s32</code>
(h) <code>s64 = s32 ;</code>	<code>LDR R0, s32</code> <code>ASR R1, R0, #31</code> <code>STRD R0, R1, s64</code>
(i) <code>s8 = s32 ;</code>	<code>LDR R0, s32</code> <code>STRB R0, s8</code>
(j) <code>s8 = s16 ;</code>	<code>LDRSH R0, s16</code> <code>STRB R0, s8</code>
(k) <code>s16 = s32 ;</code>	<code>LDR R0, s32</code> <code>STRH R0, s16</code>

The same register can be used to provide both the least and most-significant halves of the 64-bit value if those bit patterns are identical

ASR shifts R0 right 31 bit positions. Each 1-bit shift preserves the value of the most-significant bit. When done, R1 will be all 1's if $R0 < 0$, else all 0's.

4. Given the C declaration statements,

```
int8_t s8, *ps8 ;
int32_t s32, *ps32 ;
```

Translate each of the following C assignment statements into ARM Cortex-M4 assembly:

(a) `ps32 = &s32 ;`

```
ADR    R0,s32
STR    R0,ps32
```

(b) `ps8 = &s8 ;`

```
ADR    R0,s8
STR    R0,ps8
```

(c) `ps8++ ;`

```
LDR    R0,ps8
ADD    R0,R0,1
STR    R0,ps8
```

ps8 is a pointer to an 8-bit byte. Adding 1 to such a pointer requires adding 1 to the address it holds.

(d) `ps32++ ;`

```
LDR    R0,ps32
ADD    R0,R0,4
STR    R0,ps32
```

ps32 is a pointer to a 32-bit word of 4 bytes. Adding 1 to such a pointer requires adding 4 to the address it holds.

(e) `*ps32 = 0 ;`

```
LDR    R0,#0
LDR    R1,ps32
STR    R0,[R1]
```

(f) `*(ps8 + 1) = 0 ;`

```
LDR    R0,#0
LDR    R1,ps8
STRB   R0,[R1,1]
```

(g) `*(ps32 + 1) = 0 ;`

```
LDR    R0,#0
LDR    R1,ps32
STR    R0,[R1,4]
```

(h) `*(ps32 + s32) = 0 ;`

```
LDR    R0,#0
LDR    R1,ps32
LDR    R2,s32
STR    R0,[R1,R2,LSL #2]
```

The address of the operand is computed as $R1 + R2 \ll 2$, which is equivalent to $R1 + 4 * R2$

(i) `((int8_t *) &s32)[1] = 0 ;`

```
LDR    R0,#0
ADR    R1,s32
STRB   R0,[R1,1]
```

`(int8_t *)` is a cast operator. It causes `"&s32"` to be interpreted as the address of an 8-bit signed byte. Thus the subscript causes 0 to be stored in the next byte rather than the next 32-bit word.

7. void Swap(int32_t *p1, int32_t *p2) ;

```
Swap: // R0 = p1, R1 = p2
      LDR  R2,[R0]    // R2 = *p1
      LDR  R3,[R1]    // R3 = *p2
      STR  R2,[R1]    // *p2 = R2
      STR  R3,[R0]    // *p1 = R3
      BX  LR
```