

NAME: _____

SANTA CLARA UNIVERSITY
Department of Computer Engineering

COEN 020

Final Exam

Spring 2017

(Closed Book & Notes; Honor Code Applies)

NOTE: This final exam consists of two parts with a break in between. You will only be allowed to leave the room during the break. You may take your break as soon as you have completed Part 1. You will be given Part 2 of the exam when you return from your break.

Total Time Allowed: 3 hours

SCU's Academic Integrity Pledge

"I am committed to being a person of integrity. I pledge, as a member of the Santa Clara University community, to abide by and uphold the standards of academic integrity contained in the Student Conduct Code."

Signature:_____

	Points	Maximum
Part 1:		95
Part 2:		67
Total:		162

Overall: %

NAME: _____

COEN 020

Final Exam (Part 1)

Spring 2017

1. [5 pts] Convert -25_{10} from decimal to 8-bit two's complement.

2. [5 pts] Convert 1011.0101_2 from two's complement to decimal.

3. [5 pts] Convert $7F.35_{16}$ to octal (base 8).

4. [5 pts ea] Translate each of the following into ARM assembly:

void f1(int32_t, int64_t, int64_t *) ; int32_t a32 ; int64_t b64, c64 ; ... f1(a32, b64, &c64) ;	
int64_t f2(void) { return (int64_t) -1 ; }	
int32_t f3(int32_t a32) { int32_t f4(int32_t) ; return a32 + f4(10) ; }	

5. [5 pts ea] Translate each of the following into ARM assembly:

int32_t *p32, k32 ; ... p32 = p32 + k32 ;	
int64_t a64[10] ; int32_t k32 ; ... a64[k32+1] = 0 ;	
int16_t *p16, a16[10] ; int32_t k32 ; ... k32 = p16 - a16 ;	

6. [5 pts] Assume s32 is a 32-bit signed integer and s64 is a 64-bit signed integer. Circle the code that correctly adds s32 to s64:

LDRD R0,R1,s64	LDRD R0,R1,s64	LDRD R0,R1,s64
LDR R2,s32	LDR R2,s32	LDR R2,s32
ADDS R0,R0,R2	ADDS R0,R0,R2	ADDS R0,R0,R2
ADC R1,R1,0	ADC R1,R1,R2,ASR 31	ADC R1,R1,-1,ASR 31
STRD R0,R1,s64	STRD R0,R1,s64	STRD R0,R1,s64

7. [5 pts] True or False? If an ADDS instruction is used to add two 32-bit unsigned integers, the overflow flag (V) will be 1 if an overflow occurred.

8. [5 pts] Which of the following signed double-length products would be an overflow condition if we were only going to keep the single-length product?

FFFF 8BCE ₁₆	0000 7F45 ₁₆	FFFF 0ABC ₁₆
-------------------------	-------------------------	-------------------------

9. [5 pts ea] Indicate whether or not it's possible to translate the C code into a single IT block and with no conditional branch instructions.

<code>int64_t a64 ;</code>	YES _____
<code>if (a64 == 0) foo() ; else bar() ;</code>	NO _____
<code>int32_t a32 ;</code>	YES _____
<code>if (a32 < 20 a32 > 50) doit() ;</code>	NO _____
<code>int32_t a32, b32, c32 ;</code>	YES _____
<code>if (a32 != 0) a32 += b32 + c32 ;</code>	NO _____

10. [5 pts ea] For each row below enter an "X" in a column if the C code is equivalent to the assembly code.

<code>uint32_t u32 ;</code>	<code>u32 = (1 << 5) ;</code>	<code>u32 &= ~(1 << 5) ;</code>	<code>u32 ^= (1 << 5) ;</code>
LDR R0,u32 BFC R0,5,1 STR R0,u32			
LDR R0,u32 EOR R0,R0,1<<5 STR R0,u32			
LDR R0,u32 AND R0,R0,1<<5 STR R0,u32			

11. [5 pts] Circle the code that does NOT implement $x=y/16$, where x and y are `int32_t`:

<code>LDR R0,y</code>	<code>LDR R0,y</code>	<code>LDR R0,y</code>
<code>ADD R0,R0,15</code>	<code>CMP R0,0</code>	<code>ASR R1,R0,31</code>
<code>ASR R0,R0,4</code>	<code>IT LT</code>	<code>AND R1,R1,15</code>
<code>STR R0,x</code>	<code>ADDLT R0,R0,15</code>	<code>ADD R0,R0,R1</code>
	<code>ASR R0,R0,4</code>	<code>ASR R0,R0,4</code>
	<code>STR R0,x</code>	<code>STR R0,x</code>