

NAME: \_\_\_\_\_

**SANTA CLARA UNIVERSITY  
Department of Computer Engineering**

COEN 020

Midterm Exam

Spring 2017

(Closed book & notes; No electronic devices)

**Time Allowed: 1 hour**

**SCU's Academic Integrity Pledge**

"I am committed to being a person of integrity. I pledge, as a member of the Santa Clara University community, to abide by and uphold the standards of academic integrity contained in the Student Conduct Code."

Signature: \_\_\_\_\_

Your Points:	<input type="text"/>
Max Points:	116
Your Score:	%



Points this page: \_\_\_\_\_

1. [4 pts] What is the maximum value that can be represented as an N-bit unsigned number?

a.  $2^N$       b.  $2^{N-1}$       c.  **$2^{N-1}$**       d.  $2^{N-1}-1$

2. [4 pts] What is the most negative value that can be represented as an N-bit 2's complement number?

a.  $-2^N$       b.  **$-2^{N-1}$**       c.  $-(2^N-1)$       d.  $-(2^{N-1}-1)$

3. [5 pts] Convert the unsigned decimal value  $33_{10}$  to radix 7.

$$33 \div 7 \rightarrow Q=4, R=5 \rightarrow 5.$$

$$4 \div 7 \rightarrow Q=0, R=4 \rightarrow 45.$$

4. [5 pts] Convert the unsigned radix 3 value  $212.2_3$  to base 9.

$$212.2_3 \rightarrow 2 \ 12 \ . \ 2 \rightarrow 02 \ 12 \ . \ 20 \rightarrow 25.6_9$$

5. [5 pts] Convert signed 2's complement value  $1000.0110_2$  to decimal.

$$1000.0110_2 = -8 + .25 + .125 = \mathbf{-7.625}_{10}$$

6. [5 pts] Convert  $-20_{10}$  to an 8-bit 2's complement representation.

$$+20 = 16 + 4 = 00010100_2 \rightarrow -20 = \mathbf{11101100}_2$$

Points this page: \_\_\_\_\_

7. [5 pts ea] Look at the C code on the left, then circle the assembly language version that is correct.

<pre>int32_t a, b ; a = b + 5 ;</pre>	<b>LDR R0,a</b> LDR R1,b ADD R0,R1,5	LDR R0,b+5 STR R0,a	<b>LDR R0,b</b> ADD R2,R0,5 STR R2,a
---------------------------------------	--	------------------------	--

<pre>int32_t f1(int32_t s32) {     int32_t f2(int32_t) ;     return s32 + f2(s32) ; }</pre>	f1: LDR R0,s32 <b>BL f2</b> ADD R0,R0,s32 BX LR	<b>f1: PUSH {R4,LR}</b> MOV R4,R0 BL f2 <b>ADD R0,R0,R4</b> POP {R4,PC}	f1: PUSH {LR} MOV R1,R0 BL f2 <b>ADD R0,R0,R1</b> POP {LR} BX LR
---	--	---	---

<pre>void f3(int16_t a16[ ]) {     a16[5] = 0 ; }</pre>	f3: LDR R1,=0 ADR R0, <b>a16</b> STRH R1,[R0,10] BX LR	f3: LDR R1,=0 STRH R1, <b>a16+10</b> BX LR	<b>f3: LDR R1,=0</b> STRH R1,[R0,10] BX LR
---	---	--	--

<pre>void f4(int64_t *p64) {     *p64 = -5 ; }</pre>	f4: <b>LDRD R1,R2,=-5</b> STRD R1,R2,[R0] BX LR	<b>f4: LDR R1,=-5</b> LDR R2,=-1 STRD R1,R2,[R0] BX LR	f4: LDR R1,=-5 <b>LDR R2,=0</b> STRD R1,R2,[R0] BX LR
--	---	---	--

<pre>uint8_t f5(uint8_t u8) {     if (u8 != 0) --u8 ;     return u8 ; }</pre>	f5: CMP R0,0 BNE <b>L1</b> <b>L1:</b> SUB R0,R0,1 BX LR	f5: CMP R0,0 BNE L1 SUB R0,R0,1 <b>L1:</b> BX LR	<b>f5: CMP R0,0</b> BEQ L1 SUB R0,R0,1 <b>L1:</b> BX LR
---	--	---	--

<pre>uint8_t f6(uint8_t u8) {     if (u8 != 0) --u8 ;     else u8 = 100 ;     return u8 ; }</pre>	f6: CMP R0,0 ITE NE <b>SUB R0,R0,1</b> <b>LDR R0,=100</b> BX LR	f6: CMP R0,0 <b>IT NE</b> SUBNE R0,R0,1 LDREQ R0,=100 BX LR	<b>f6: CMP R0,0</b> ITE NE <b>SUBNE R0,R0,1</b> <b>LDREQ R0,=100</b> BX LR
---	---	---	--

Points this page: \_\_\_\_\_

8. [5 pts ea] Look at the C code on the left, then circle the assembly language version that is correct.

<pre>int64_t f7(int64_t a, int32_t b) {     return a - b ; }</pre>	<pre>f7: SUB R0,R0,R2       BX   LR</pre>	<pre>f7: SUBS R0,R0,R2       SBC  R1,R1,0       BX   LR</pre>	<pre><b>f7: ASR  R3,R2,31       SUBS R0,R0,R2       SBC  R1,R1,R3       BX   LR</b></pre>	
--	---	---	---	--

<pre>void f8(int16_t a[], int32_t k) {     a[k+1] = 0 ; }</pre>	<pre>f8: LDR  R2,=0       ADD  R1,R1,1       ADD  R0,R0,R1       STRH R2,[R0,LSL 1]       BX   LR</pre>	<pre><b>f8: LDR  R2,=0       LSL  R1,R1,1       ADD  R1,R1,2       STRH R2,[R0,R1]       BX   LR</b></pre>	<pre>f8: LDR  R2,=0       LSL  R1,R1,1       STRH R2,[R0,R1,2]       BX   LR</pre>
---	---	--	--

<pre>int32_t f9(int32_t a32) {     return a32 % 10 ; }</pre>	<pre>f9: LDR  R1,=10       SDIV R2,R0,R1       MLS  R0,R0,R1,R2       BX   LR</pre>	<pre><b>f9: LDR  R1,=10       SDIV R2,R0,R1       MLS  R0,R2,R1,R0       BX   LR</b></pre>	<pre>f9: LDR  R1,=10       SDIV R2,R0,R1       MLS  R0,R2,R1,R1       BX   LR</pre>
--	---	--	---

<pre>int64_t f10(int32_t a32) {     return 100 * a32 ; }</pre>	<pre>f10: LDR   R1,=100       SMULL R0,R1,R0,R1       BX   LR</pre>	<pre><b>f10: LDR   R1,=100       MUL   R0,R0,R1       ASR   R1,R0,31       BX   LR</b></pre>	<pre>f10: LDR   R1,=100       MUL   R0,R0,R1       LDR   R1,=0       BX   LR</pre>
--	---	--	--

<pre>int64_t f11(int64_t a64) {     if (a64 &lt; 0) a64 = 0 ;     return a64 ; }</pre>	<pre>f11: CMP  R1,0       BLT  L1       LDR  R0,=0       LDR  R1,=0       L1: BX   LR</pre>	<pre>f11: CMP  R1,0       BGT  L1       LDR  R0,=0       LDR  R1,=0       L1: BX   LR</pre>	<pre><b>f11: CMP  R1,0       BGE  L1       LDR  R0,=0       LDR  R1,=0       L1: BX   LR</b></pre>
--	---	---	--

<pre>void f12(int16_t **pp16) {     *(*(pp16 + 1) + 1) = 0 ; }</pre>	<pre><b>f12: LDR  R1,=0       LDR  R2,[R0,4]       STRH R1,[R2,2]       BX   LR</b></pre>	<pre>f12: LDR  R1,=0       LDR  R2,[R0,1]       STRH R1,[R2,2]       BX   LR</pre>	<pre>f12: LDR  R1,=0       LDR  R2,[R0,4]       STRH R1,[R2,1]       BX   LR</pre>
--	---	--	--

Points this page: \_\_\_\_\_

9. [4 pts ea] In each of the two code fragments below, is the compound conditional a logical **AND** or a logical **OR**? (Circle one of the two words in each comment line.)

LDR R0,x // <b>AND</b> or <b>OR</b> ? CMP R0,10 BLT L1 CMP R0,20 BLE L2 L1: LDR R0,=0 STR R0,x L2:	LDR R0,x // <b>AND</b> or <b>OR</b> ? CMP R0,10 BLT L2 CMP R0,20 BGT L2 L1: LDR R0,=0 STR R0,x L2:
---	---

10. [10 pts ea] Translate the following C into ARM assembly:

C Function	ARM Assembly
<pre>Int64_t Choose(int64_t a64, int64_t b64) {     return (a64 &lt; b64) ? (b64 + 1) : (b64 - 1); }</pre>	<p>// Use an IT block</p> <p>Choose: SUBS R0,R0,R2  SBCS R1,R1,R3  ITTEE LT  ADDSLT R0,R2,1  ADCLT R1,R3,0  SUBSGE R0,R2,1  SBCGE R1,R3,0  BX LR</p>
<pre>int32_t Usable(int32_t min, int32_t max) {     int32_t random(void);     int32_t temp;      temp = random();      if (temp &gt;= min &amp;&amp; temp &lt;= max)         return temp;     else         return 0; }</pre>	<p>// Do NOT use IT block</p> <p>Usable: PUSH {R4,R5,LR}  MOV R4,R0  MOV R5,R1  BL Random  CMP R0,R4  BLT Else  CMP R0,R5  BLE EndIf  Else: LDR R0,=0  EndIf: POP {R4,R5,PC}</p>