

The ARM Architecture

Peng-Sheng Chen

Fall, 2017

Outline

- The Acorn RISC Machine
- Architectural inheritance
- The ARM programmer's model
- ARM development tools


Outline

- The Acorn RISC Machine
- Architectural inheritance
- The ARM programmer's model
- ARM development tools

History (1)

- Acorn Computers
 - Produce **desktop PCs**
 - Target at the educational markets in the UK
- October, 1983
 - Begin to design microprocessors
- April 26, 1985
 - ARM1
 - Less than 25,000 transistors

Acorn business computer
(ABC-310)
- CPU: 6502



History (2)

- ARM2 (1990)
 - No cache and MMU
 - Multiply and multiply-accumulate instructions
 - Coprocessor interface
 - 18 MHz in a 2 micron process
 - Archimedes desktop PC
 - VLSI Technology: VL86C010

Acorn Archimedes PC



Ass

, CCU

History (3)

- In 1989, Acorn was continued to find sales in education, specialist, and hobbyist markets.
- VLSI Technology managed to find other companies willing to use the ARM processor in their designs, especially as an embedded processor.
- Apple was looking to enter the completely new field of personal digital assistants (PDAs).



History (4)


- Apple's interest for its new device led to the creation of an entirely separate company to develop it. => **A**dvanced **R**ISC **M**achine
- The new company consisting of **money from Apple, twelve Acorn engineers, and free tools from VLSI Technology**, changed the name of the architecture from Acorn RISC Machine to Advanced RISC Machine.

Robin Saxby, managing director



The Creation of ARM Ltd.

- In 1990, ARM stood for Acorn RISC Machine
- Later, ARM stood for Advanced RISC Machine
- New business model
 - Sell the rights to manufacture its processor to other companies



ARM Ltd.



- Founded in November 1990
 - Advanced RISC Machine Limited
 - Spun out of Acorn Computers
- Designs the ARM range of **RISC processor cores**
- Licenses ARM core designs to semiconductor partners who fabricate and sell to their customers.
 - ARM does not fabricate silicon itself
 - Intellectual property (IP) company
- Also develop technologies to assist with the design-in of the ARM architecture
 - Software tools, boards, debug hardware, application software, bus architectures, peripherals etc.



- ARM610
 - ARM6 core with 4K cache, MMU

• And since it's also a notepad, it stores all the little personal notes you jot in your day.

It sends faxes and replaces your pager.

• As your communications assistant, the Newton MessagePad sends faxes you create with it—anywhere—and makes a cover sheet automatically.*

• Exchanges electronic mail with Macintosh® computers, PCs and other NewtonMail® subscribers.

• Uses intelligent assistance to recognize key words and act on them—"call," "send," "schedule," and, of course, "lunch."

• Your sketch, your memo, your notes—it can print them all out on a PC-or Macintosh-based printer.*

DISNEY IN DISNEYLAND
It will tell you.*

• Hotels, airlines, restaurants—all at your fingertips.*

• And with useful accessories and additional software, you're assured of one more thing. As your world changes, Newton will still have room for it all.

*Accessories sold separately: Apple Fax Modem; Newton Messaging Card; Print Pack; Newton Connection Kit for Macintosh; Newton Connection Kit for Windows (available fall 1993).

*Services sold separately: Apple Wireless Messaging service; NewtonMail on-line service (available autumn 1993).

*Software sold separately.

Your Newton.


Apple Newton PDA (1993)



• ARM7 TDMI

iPod

- processor: PortalPlayer PP5002 (SoC) which contains dual embedded 90 MHz ARM 7TDMI processors.



ARM Partnership Model

Silicon Partners



Design Support Partners



Software, Training and Consortia Partners



Assembly Language, CSIE, CCU

ARM的成功之道

- 持續發展新的處理器技術
 - Low power (省電)
 - High performance for embedded system
- 適當的市場切入點 (時機)
 - Embedded system的興起
 - Ex: cell phone, PDA, portable multimedia player, ...

Outline

- The Acorn RISC Machine
- Architectural inheritance
- The ARM programmer's model
- ARM development tools


Features Used (1)


- Incorporate a number of features from the Berkeley **RISC** design
 - An uniform register file load/store architecture, where **data processing operates only on register contents**, not directly on memory contents.
 - **Simple addressing modes**, with all load/store addresses determined from register contents and instruction fields only.

Features Used (2)

- RISC (Reduced Instruction Set Computers)
 - Easy to design and implementation for hardware designers
 - Compilers dominate the performance
- Enhancements to a basic RISC architecture enable ARM processors to achieve a good balance of high performance, small code size, low power consumption and small silicon area.


Development of the ARM Architecture (1)





<http://www.arm.com/products/processors/instruction-set-architectures/index.php>

Architecture Evolution



Reference from: <http://www.androidauthority.com/developing-arm-everything-need-know-389402/>

Development of the ARM Architecture (2)

- iPhone 5
 - A6 processor (Dual cores, Cortex A9, ISA: ARM v7)
- iPhone 8
 - A11 processor (ARM v8-A, six-core CPU)
- Galaxy S8
 - Exynos 8895 (Octa-core, four-core custom CPU, four-core Cortex A53)




ARM Processors (1)

- Application processor
 - Cortex-A series: high performance processors for feature rich Operating Systems
 - Open platforms running complex operating systems for wireless, consumer and imaging applications.
 - Applications
 - Smartphones
 - Netbooks
 - Digital TV

ARM Processors (2)

- Real-time embedded processor
 - Cortex-R series
 - Embedded real-time systems for mass storage, automotive, industrial and networking applications.
- Embedded processor
 - Cortex-M Series
 - Cost-sensitive solutions for deterministic microcontroller applications
- Specialist processor
 - Secure core
 - Secure applications including smart cards and SIMs.



CORTEX-A

Cortex-A72

Cortex-A57

Cortex-A53

Cortex-A17

Cortex-A15

Cortex-A9

Cortex-A7

Cortex-A5

CORTEX-R

Cortex-R7

Cortex-R5

Cortex-R4

CORTEX-M

Cortex-M7

Cortex-M4

Cortex-M3

Cortex-M1

Cortex-M0+

Cortex-M0

SECURCORE

SC000

SC100

SC300

Outline

- The Acorn RISC Machine
- Architectural inheritance
- The ARM programmer's model
- ARM development tools


Data Sizes and Instruction Sets

- When used in relation to the ARM:
 - **Byte** means 8 bits
 - **Halfword** means 16 bits (two bytes)
 - **Word** means 32 bits (four bytes)
- Most ARM's implement two instruction sets
 - 32-bit ARM Instruction Set
 - 16-bit Thumb/Thumb2 Instruction Set
- Jazelle cores can also execute Java bytecode

Processor Modes

- The ARM has **seven** basic operating modes:
 - **User** : unprivileged mode under which most tasks run
 - **FIQ** : entered when a high priority (fast) interrupt is raised
 - **IRQ** : entered when a low priority (normal) interrupt is raised
 - **Supervisor** : entered on reset and when a software interrupt instruction is executed
 - **Abort** : used to handle memory access violations
 - **Undef** : used to handle undefined instructions
 - **System** : privileged mode using the same registers as user mode


ARM's Visible Registers




The Registers

- ARM has 37 registers all of which are 32-bits long.
 - 1 dedicated program counter
 - 1 dedicated **current program status register**
 - 5 dedicated saved program status registers
 - 30 general purpose registers
- The current processor mode governs which of several banks is accessible. Each mode can access
 - a particular set of **r0-r12** registers
 - a particular **r13** (the stack pointer, **sp**) and **r14** (the link register, **lr**)
 - the program counter, **r15** (**pc**)
 - the current program status register, **cpsr**
- Privileged modes (except System) can also access
 - a particular **spsr** (**saved program status register**)

ARM Memory Organization




Big Endian and Little Endian (1)



Big Endian and Little Endian (2)

- The standard memory organization used by the ARM
 - **Little-endian (default)**
- ARM can also be configured to work with a “**big-endian**” memory organization

Current Program Status Registers (CPSR)



- hold information about the most recently performed ALU operation
- control the enabling and disabling of interrupts
- set the processor operating mode

Program Counter (r15)

- When the processor is executing in ARM state:
 - All instructions are **32 bits wide**
 - All instructions must be **word aligned**
 - Therefore the **pc** value is stored in bits [31:2] with bits [1:0] undefined (**as instruction cannot be halfword or byte aligned**).

Program Counter (r15)

Bit-31

Bit-0

31	30	29	28	←	11100
27	26	25	24	←	11000
23	22	21	20	←	10100
19	18	17	16	←	10000
15	14	13	12	←	01100
11	10	9	8	←	01000
7	6	5	4	←	00100
3	2	1	0	←	00000

ARM 命名規則

- ARM {**x**} {**y**} {**z**} {**T**} {**D**} {**M**} {**I**} {**E**} {**J**} {**F**} {-**S**}
 - x: 系列
 - y: 記憶體管理/保護單元
 - z: cache
 - T: Thumb decoder
 - D: JTAG debugger
 - M: 快速乘法器
 - I: 嵌入式追蹤巨集單元
 - 建立在處理器內部用來設置中斷點和觀察點的除錯硬體
 - E: 增強指令 (基於TDMI)
 - J: Jazelle
 - F: 向量浮點單元
 - S: 可合成版本
 - 處理器核心以原始碼形式提供，易用於EDA tools

Outline

- The Acorn RISC Machine
- Architectural inheritance
- The ARM programmer's model
- ARM development tools



Main Components in ADS (1)

- ANSI C compilers – **armcc** and **tcc**
- ISO/Embedded C++ compilers – **armcpp** and **tcpp**
- ARM/Thumb assembler - **armasm**
- Linker - **armlink**
- Project management tool for windows - **CodeWarrior**
- Instruction set simulator - **ARMulator**
- Debuggers - **AXD**, ADW, ADU and **armsd**
- Format converter - **fromelf**
- Librarian – **armar**
- ARM profiler - **armprof**

ADS: ARM Developer Suite

Main Components in ADS (2)


- C and C++ libraries
- Real Time Debug and Trace support
- Support for all ARM cores and processors including ARM9E, ARM10, Jazelle, StrongARM and Intel Xscale




ARMulator

- It models the behaviour of various ARM processor cores in software on host system.
- Various levels of modeling accuracy:
 - Instruction-accuracy
 - give the exact behaviour of the system state
 - Cycle-accuracy
 - Give the exact behaviour of the processor on a cycle-by-cycle basis
 - Timing-accuracy
 - Present signals at the correct time within a cycle, allowing logic delays to be accounted for


The Structure of ARM Cross-Development Toolkit



CodeWarrior IDE



AXD



ARM RealView

The screenshot displays the ARM RealView IDE interface with the following components:

- Project Explorer:** Shows a project named 'doom' with various files including 'doom.axf', 'doom.o', 'doom_001.apb', 'doom_002.apb', 'doom_003.apb', 'doom_004.apb', 'doom_005.apb', 'doom_license.txt', 'doom.rvc', 'doom1.wad', 'gpl.txt', 'makefile', 'README.txt', 'scatter.scn', and 'scatter.txt'.
- Source Code Editor:** Displays the 'arm_video.c' file with C code for initializing graphics and a loop for setting localpal values.
- Instruction Sizes:** A panel showing two pie charts: 'ARM Vs. Thumb' and 'Functional instruction usage breakdown'. It includes a 'Save data to CSV file' button.
- Stack Configuration:** A table showing stack configuration options and their values.
- Execution Regions:** A memory map showing regions like TTB, ROM, and VECTORS.
- Problems/Warnings:** A list of warnings at the bottom, including 'Warning (8 items)' and 'Warning (1 item)'.

Stack Configuration Table:

Option	Value
Stack Configuration (Stack Sizes in Bytes)	
Undefined Mode	0xE0
Supervisor Mode	0x1000
Abort Mode	0xA8
Fast Interrupt Mode	0x40
Interrupt Mode	0x68
User/System Mode	0x3F8
VPBDIV Setup	<input checked="" type="checkbox"/>
VPBDIV: VPB Clock	VPB Clock = CPU Clock / 4
XCLKDIV: XCLK Pin	XCLK Pin = CPU Clock / 2

Execution Regions:

- 0x00700000
- TTB
- 0x00600000
- ROM
- *(+RO)
- VECTORS
- *(VECTOR, +FIRST)
- *(!nRoot\$Sections)
- 0x00000000

Warnings:

- Warning (8 items)
- Warning (1 item)


Next

- **Study 32-bit ARM instruction set**
- **Target: ARM v4T**

Backup

Architectural Inheritance

World's best-selling embedded RISC*



- 32-bit Load/Store RISC Architecture
 - 3-operand instructions (ARM)
 - 2-operand instructions (Thumb)
- 16-word register bank
- 32-bit barrel shifter & ALU
- Thumb enabled
- Co-processor Interface
 - implement user-defined instructions
- Fast Interrupt Response
- Extensive exception handling
 - interrupts
 - memory aborts
 - undefined instruction trap
 - software interrupt
- User & Supervisor Modes


*Based on 1999 sales.
Source: Inside the New Computer Industry.

Features Rejected (1)

- **Register windows**
 - Berkeley RISC processors incorporated a large number of register, 32 of which were visible at any time
 - Ex: Sun SPARC architecture
 - **Drawback**
 - Large chip area occupied by the large number of registers

Features Rejected (2)

- Delayed branches



Features Rejected (3)

- Drawback on delayed branches
 - Remove the atomicity of individual instructions
 - Work well on single issue pipelined processors, but not scale well to super-scalar implementations
 - Interact badly with branch prediction mechanism
 - Make exception handling more complex

Features Rejected (4)

- Single-cycle execution of all instructions
 - ARM executes most **data processing instructions** in a single clock cycle
 - Many other instructions take multiple clock cycles
 - **ARM was designed to use the minimum of cycles required for memory accesses**
 - If possible, the extra cycles were used to do something useful
 - ex: auto-indexing addressing mode

Notable Features of ARM Instruction Set (1)

- The load-store architecture
- 3-address data processing instructions
 - Two source operands and the result operand are all independently specified
- Conditional execution of every instruction
- The inclusion of every powerful load and store multiple register instructions

Notable Features of ARM Instruction Set (2)

- The ability to perform a general **shift operation** and a general ALU operation in a single instruction that executes in a single clock cycle
- Open coprocessor instruction set extension
- A very dense 16-bit compressed representation of the instruction set in the **Thumb** architecture