The ARM Architecture

Peng-Sheng Chen

Fall, 2017

Outline

- The Acorn RISC Machine
- Architectural inheritance
- The ARM programmer's model
- ARM development tools

Outline

- The Acorn RISC Machine
- Architectural inheritance
- The ARM programmer's model
- ARM development tools

History (1)

- Acorn Computers
 - Produce desktop PCs
 - Target at the educational markets in the UK
- October, 1983
 - Begin to design microprocessors
- April 26, 1985
 - ARM1
 - Less than 25,000 transistors

Acorn business computer (ABC-310)

- CPU: 6502





History (2)

- ARM2 (1990)
 - No cache and MMU
 - Multiply and multiply-accumulate instructions
 - Coprocessor interface
 - 18 MHz in a 2 micron process
 - Archimedes desktop PC
 - VLSI Technology: VL86C010

Acorn Archimedes PC





History (3)

- In 1989, Acorn was continued to find sales in education, specialist, and hobbyist markets.
- VLSI Technology managed to find other companies willing to use the ARM processor in their designs, especially as an embedded processor.
- Apple was looking to enter the completely new field of personal digital assistants (PDAs).




History (4)

- Apple's interest for its new device led to the creation of an entirely separate company to develop it. => Advanced RISC Machine
- The new company consisting of money from Apple, twelve Acorn engineers, and free tools from VLSI Technology, changed the name of the architecture from Acorn RISC Machine to Advanced RISC Machine.

Robin Saxby, managing director

The Creation of ARM Ltd.

- In 1990, ARM stood for Acorn RISC Machine
- Later, ARM stood for Advanced RISC Machine
- New business model



8

ARM Ltd.


- Founded in November 1990
 - Advanced RISC Machine Limited
 - Spun out of Acorn Computers
- Designs the ARM range of RISC processor cores
- Licenses ARM core designs to semiconductor partners who fabricate and sell to their customers.
 - ARM does not fabricate silicon itself
 - Intellectual property (IP) company
- Also develop technologies to assist with the designin of the ARM architecture
 - Software tools, boards, debug hardware, application software, bus architectures, peripherals etc.





ARM610

ARM6 core with 4K cache, MMU



Apple Newton PDA (1993)



ARM7 TDMI

A[31:0] Scan Control Address Register ■ DBGRQI Address BREAKPTI Incrementer DBGACK ◆ ECLK nEXEC Register Bank ISYNC (31 x 32-bit registers) BL[3:0] (6 status registers) - APE ⊢ nWAIT MAS[1:0] - nIRQ Instruction Multiplier - nFIQ Decoder nRESET Control ABORT Logic nTRANS ■ ⊓MREQ nOPC → SEQ Shifter LOCK nCPI ♣ CPA 32-bit ALU CPB nM[4:0] ◆ TBE → TBIT HIGHZ Instruction Pipeline Write Data Register & Read Data Register & Thumb Instruction Decoder nENOUT D[31:0] DBE

iPod

processor: PortalPlayer PP5002
 (SoC) which contains dual embedded 90 MHz ARM 7TDMI processors.



Assembly Language, CS

ARM Partnership Model



ARM的成功之道

- 持續發展新的處理器技術
 - Low power (省電)
 - High performance for embedded system
- 適當的市場切入點 (時機)
 - Embedded system的興起
 - Ex: cell phone, PDA, portable multimedia player, ...

Outline

- The Acorn RISC Machine
- Architectural inheritance
- The ARM programmer's model
- ARM development tools

Features Used (1)

- Incorporate a number of features from the Berkeley RISC design
 - An uniform register file load/store architecture, where data processing operates only on register contents, not directly on memory contents.
 - Simple addressing modes, with all load/store addresses determined from register contents and instruction fields only.

Features Used (2)

- RISC (Reduced Instruction Set Computers)
 - Easy to design and implementation for hardware designers
 - Compilers dominate the performance
- Enhancements to a basic RISC architecture enable ARM processors to achieve a good balance of high performance, small code size, low power consumption and small silicon area.

Development of the ARM Architecture (1)







Early ARM architectures

Halfword and signed halfword / byte support

System mode



SA-1110

Thumb instruction set

ARM7TDMI

ARM9TDMI

ARM720T

ARM940T

Improved ARM/Thumb Interworking

CLZ

Saturated maths

DSP multiplyaccumulate instructions

ARM1020E

XScale

ARM9E-S

ARM966E-S

Jazelle

Java bytecode execution



ARM9EJ-S

ARM926EJ-S

ARM7EJ-S

ARM1026EJ-S


SIMD Instructions

Multi-processing


V6 Memory architecture (VMSA)

Unaligned data support

ARM1136EJ-S



http://www.arm.com/products/processors/instruction-set-architectures/index.php



Reference from: http://www.androidauthority.com/developing-arm-everything-need-know-389402/

Development of the ARM Architecture (2)

- iPhone 5
 - A6 processor (Dual cores, Cortex A9, ISA: ARM v7)
- iPhone 8
 - A11 processor (ARM v8-A, six-core CPU)
- Galaxy S8
 - Exynos 8895 (Octa-core, four-core custom CPU, four-core Cortex A53)




ARM Processors (1)

- Application processor
 - Cortex-A series: high performance processors for feature rich Operating Systems
 - Open platforms running complex operating systems for wireless, consumer and imaging applications.
 - Applications
 - Smartphones
 - Netbooks
 - Digital TV

ARM Processors (2)

- Real-time embedded processor
 - Cortex-R series
 - Embedded real-time systems for mass storage, automotive, industrial and networking applications.
- Embedded processor
 - Cortex-M Series
 - Cost-sensitive solutions for deterministic microcontroller applications
- Specialist processor
 - Secure core
 - Secure applications including smart cards and SIMs.



CORTEX-A	Cortex-A72
	Cortex-A57
	Cortex-A53
	Cortex-A17
	Cortex-A15
	Cortex-A9
	Cortex-A7
	Cortex-A5
CORTEX-R	Cortex-R7
	Cortex-R5
	Cortex-R4
CORTEX-M	Cortex-M7
	Cortex-M4
	Cortex-M3
	Cortex-M1
	Cortex-M0+
	Cortex-M0
SECURCORE	SC000
	SC100
	SC300

Outline

- The Acorn RISC Machine
- Architectural inheritance
- The ARM programmer's model
- ARM development tools


Data Sizes and Instruction Sets

- When used in relation to the ARM:
 - Byte means 8 bits
 - Halfword means 16 bits (two bytes)
 - Word means 32 bits (four bytes)
- Most ARM's implement two instruction sets
 - 32-bit ARM Instruction Set
 - 16-bit Thumb/Thumb2 Instruction Set
- Jazelle cores can also execute Java bytecode

Processor Modes

- The ARM has seven basic operating modes:
 - User: unprivileged mode under which most tasks run
 - FIQ: entered when a high priority (fast) interrupt is raised
 - IRQ: entered when a low priority (normal) interrupt is raised
 - Supervisor: entered on reset and when a software interrupt instruction is executed
 - Abort: used to handle memory access violations
 - Undef: used to handle undefined instructions
 - System: privileged mode using the same registers as user mode


ARM's Visible Registers




The Registers

- ARM has 37 registers all of which are 32-bits long.
 - 1 dedicated program counter
 - 1 dedicated current program status register
 - 5 dedicated saved program status registers
 - 30 general purpose registers
- The current processor mode governs which of several banks is accessible. Each mode can access
 - a particular set of r0-r12 registers
 - a particular r13 (the stack pointer, sp) and r14 (the link register, lr)
 - the program counter, r15 (pc)
 - the current program status register, cpsr
- Privileged modes (except System) can also access
 - a particular spsr (saved program status register)

ARM Memory Organization




Big Endian and Little Endian (1)



Big Endian and Little Endian (2)

- The standard memory organization used by the ARM
 - Little-endian (default)
- ARM can also be configured to work with a "bigendian" memory organization

Current Program Status Registers (CPSR)




- hold information about the most recently performed ALU operation.
- control the enabling and disabling of interrupts
- set the processor operating mode

Program Counter (r15)

- When the processor is executing in ARM state:
 - All instructions are 32 bits wide
 - All instructions must be word aligned
 - Therefore the pc value is stored in bits [31:2] with bits [1:0] undefined (as instruction cannot be halfword or byte aligned).

Program Counter (r15)



ARM 命名規則

- ARM {x} {y} {z} {T} {D} {M} {I} {E} {J} {F} {-S}
 - X: 系列
 - y: 記憶體管理/保護單元
 - z: cache
 - T: Thumb decoder
 - D: JTAG debugger
 - M: 快速乘法器
 - I: 嵌入式追蹤巨集單元
 - 建立在處理器內部用來設置中斷點和觀察點的除錯硬體
 - E: 增強指令 (基於TDMI)
 - J: Jazelle
 - F: 向量浮點單元
 - S: 可合成版本
 - 處理器核心以原始碼形式提供,易用於EDA tools

Outline

- The Acorn RISC Machine
- Architectural inheritance
- The ARM programmer's model
- ARM development tools



Main Components in ADS (1)

- ANSI C compilers armcc and tcc
- ISO/Embedded C++ compilers armcpp and tcpp
- ARM/Thumb assembler armasm
- Linker armlink
- Project management tool for windows CodeWarrior
- Instruction set simulator ARMulator
- Debuggers AXD, ADW, ADU and armsd
- Format converter fromelf
- Librarian armar
- ARM profiler armprof

ADS: ARM Developer Suite

Main Components in ADS (2)


- C and C++ libraries
- Real Time Debug and Trace support
- Support for all ARM cores and processors including ARM9E, ARM10, Jazelle, StrongARM and Intel Xscale




ARMulator

- It models the behaviour of various ARM processor cores in software on host system.
- Various levels of modeling accuracy:
 - Instruction-accuracy
 - give the exact behaviour of the system state
 - Cycle-accuracy
 - Give the exact behaviour of the processor on a cycle-by-cycle basis
 - Timing-accuracy
 - Present signals at the correct time within a cycle, allowing logic delays to be accounted for


The Structure of ARM Cross-Development Toolkit




CodeWarrior IDE



AXD



ARM RealView




Next

- Study 32-bit ARM instruction set
- Target: ARM v4T

Backup

Architectural Inheritance

World's best-selling embedded RISC*



*Based on 1999 sales. Source: Inside the New Computer Industry.

- 32-bit Load/Store RISC Architecture
 - 3-operand instructions (ARM)
 - 2-operand instructions (Thumb)
- 16-word register bank
- 32-bit barrel shifter & ALU
- Thumb enabled
- Co-processor Interface
 - implement user-defined instructions
- Fast Interrupt Response
- Extensive exception handling
 - interrupts
 - memory aborts
 - undefined instruction trap
 - software interrupt
- User & Supervisor Modes




Features Rejected (1)

- Register windows
 - Berkeley RISC processors incorporated a large number of register, 32 of which were visible at any time
 - Ex: Sun SPARC architecture
 - Drawback
 - Large chip area occupied by the large number of registers

Features Rejected (2)

Delayed branches



Features Rejected (3)

- Drawback on delayed branches
 - Remove the atomicity of individual instructions
 - Work well on single issue pipelined processors, but not scale well to super-scalar implementations
 - Interact badly with branch prediction mechanism
 - Make exception handling more complex

Features Rejected (4)

- Single-cycle execution of all instructions
 - ARM executes most data processing instructions in a single clock cycle
 - Many other instructions take multiple clock cycles
 - ARM was designed to use the minimum of cycles required for memory accesses
 - If possible, the extra cycles were used to do something useful
 - ex: auto-indexing addressing mode

Notable Features of ARM Instruction Set (1)

- The load-store architecture
- 3-address data processing instructions
 - Two source operands and the result operand are all independently specified
- Conditional execution of every instruction
- The inclusion of every powerful load and store multiple register instructions

Notable Features of ARM Instruction Set (2)

- The ability to perform a general shift operation and a general ALU operation in a single instruction that executes in a single clock cycle
- Open coprocessor instruction set extension
- A very dense 16-bit compressed representation of the instruction set in the Thumb architecture