# Improvement of Cache System Automatic Design Tool for Heterogeneous Multi-core


Taiga YUKAWA and Takahiro SASAKI, Aichi Prefectural University, JAPAN



#### Background

- > Requirements for multi-core processors
  - ✓ High-performance
  - ✓ Low-energy

For use with ...



**Machine Learning** 






T V

**Positive Solution** 

Heterogeneous Multi-core Processors (HMP)

Auto-design tool for HMP



- It has problems at cache generation part (FabCache)
  - Design size explosion by changing the specifications
  - Low maintainability

It does not meet the FabHetero's concept

#### Motivation

We propose a less design effort and higher maintainable cache-generation module by improving the cachegeneration module used in FabHetero.

## Conclusion

We propose a general-purpose cachegeneration module to improve the design efficiency of FabCache.
Our method seems to be effective in reducing design effort, and it can reduce about 12.6% of codes.

## Previous Work | FabHetero


> FabHetero's Goal

Reducing design effort of HMP

- > Functions of FabHetero
  - Generating HMP design automatically with parameters.
  - FabHetero consists of three generators.
    - FabScalar ... for generating Super Scalar
    - FabCache ... for generating Cache System
    - FabBus ... for generating Interconnection Networks

#### > Problems of FabCache

- It uses three generators to generate only one cache system.
- Increasing design data occurs when changing specifications.
- Some design data has the same structures and it is redundant.




## **Proposed Solution**


> Strategy of the Proposed Method


Create a single cache design that has the same functions as the FabCache

- ✓ Reduction of the amount of code
- ✓ Improvement of maintainability
- Implementation of Proposed Module
  - The proposed design consists of two types of modules.
    - Shared-modules ... common part between some designs
    - Unique-modules ... selectable designs



Select the structure with parameters





**Example of Shared-module implementation** 

## Effectiveness of improvement

The total HDL code amount of the FabCache is approximately 4850 lines without comments. Out of those, about 610 lines (12.6%) can be shared between the designs such as L1-Inst, L1-Data or L2.

Original Proposed 0 500 1000 1500 2000 2500 3000 3500 4000 4500 5000

#### **Future Works**

We are going to implement the proposed method in SystemVerilog and synthesize the implemented module with the Design Compiler to evaluate the effectiveness and overhead of our proposed method.

We also plan to evaluate the proposed module from the viewpoint of the total HDL code amount and the hardware area to compare the proposed module with the original FabCache.