

Improvement of Cache System Automatic Design Tool for Heterogeneous Multi-core


Taiga YUKAWA and Takahiro SASAKI, Aichi Prefectural University, JAPAN



Background

- Requirements for multi-core processors
 - ✓ High-performance
 - ✓ Low-energy

For use with ...



Machine Learning



IoT



Wearable Device

Positive Solution

Heterogeneous Multi-core Processors (HMP)

- Auto-design tool for HMP



- It has problems at cache generation part (FabCache)
 - Design size explosion by changing the specifications
 - Low maintainability

It does not meet the FabHetero's concept

Motivation

We propose a **less design effort** and **higher maintainable** cache-generation module by improving the cache-generation module used in FabHetero.

Conclusion

We propose a general-purpose cache-generation module to improve the design efficiency of FabCache. Our method seems to be effective in reducing design effort, and it can reduce about 12.6% of codes.

Previous Work | FabHetero

- FabHetero's Goal


Reducing design effort of HMP

- Functions of FabHetero


- Generating HMP design automatically with parameters.
- FabHetero consists of three generators.
 - FabScalar ... for generating Super Scalar
 - **FabCache ... for generating Cache System**
 - FabBus ... for generating Interconnection Networks

- Problems of FabCache


- It uses **three generators** to generate only one cache system.
- **Increasing design data** occurs when changing specifications.
- Some design data has the same structures and it is **redundant**.



Overview of FabHetero



FabCache



Increasing design data

Proposed Solution


- Strategy of the Proposed Method

Create a **single cache design** that has the same functions as the FabCache

- ✓ Reduction of the amount of code
- ✓ Improvement of maintainability

- Implementation of Proposed Module

- The proposed design consists of **two types** of modules.
 - Shared-modules ... common part between some designs
 - Unique-modules ... selectable designs



Design strategy

Select the structure with parameters

```
1 ID_Shared_Module #(
2     .USE_AS_D_CACHE(1)
3 ) instance_used_for_d_cache(
4     .clk(clk),
5     .reset(reset),
6     ...
7 );
```

```
1 module D_Module(
2     input clk,
3     input reset,
4     ...
5 );
6 ...
7 ...
8 always_ff @(posedge clk)
9 begin
10     if(reset)
11         instctr <= 0;
12     else
13         instctr <= instctr + 1;
14     if(instctr == 0)
15         dataBuf[0] <= 0;
16     for(i = 0; i < L1DC_SIZE_LINE; i++)
17         l2dataBuf[i] <= 0;
18 end
19 ...
20 ...
21 ...
22 ...
23 ...
24 ...
25 ...
26 ...
27 ...
28 ...
29 ...
30 ...
31 ...
32 ...
33 ...
34 ...
35 ...
36 ...
37 ...
38 ...
39 ...
40 ...
41 ...
42 ...
```

```
1 module I_Module(
2     input clk,
3     input reset,
4     ...
5 );
6 ...
7 ...
8 always_ff @(posedge clk)
9 begin
10     if(reset)
11         instctr <= 0;
12     else
13         instctr <= instctr + 1;
14     if(instctr == 0)
15         dataBuf[0] <= 0;
16     for(i = 0; i < L1DC_SIZE_LINE; i++)
17         l2dataBuf[i] <= 0;
18 end
19 ...
20 ...
21 ...
22 ...
23 ...
24 ...
25 ...
26 ...
27 ...
28 ...
29 ...
30 ...
31 ...
32 ...
33 ...
34 ...
35 ...
36 ...
37 ...
38 ...
39 ...
40 ...
41 ...
42 ...
```


```
1 module ID_Shared_Module #(
2     parameter USE_AS_D_CACHE = 0,
3     parameter USE_AS_I_CACHE = 0,
4 );
5 ...
6 ...
7 ...
8 ...
9 ...
10 ...
11 ...
12 ...
13 ...
14 ...
15 ...
16 ...
17 ...
18 ...
19 ...
20 ...
21 ...
22 ...
23 ...
24 ...
25 ...
26 ...
27 ...
28 ...
29 ...
30 ...
31 ...
32 ...
33 ...
34 ...
35 ...
36 ...
37 ...
38 ...
39 ...
40 ...
41 ...
42 ...
43 ...
44 ...
45 ...
46 ...
47 ...
48 ...
```

Example of Shared-module implementation

Effectiveness of improvement

The total HDL code amount of the FabCache is approximately 4850 lines without comments. Out of those, about 610 lines (12.6%) can be shared between the designs such as L1-Inst, L1-Data or L2.

The approximate number of lines of code in each module



Future Works

We are going to implement the proposed method in SystemVerilog and synthesize the implemented module with the Design Compiler to evaluate the effectiveness and overhead of our proposed method. We also plan to evaluate the proposed module from the viewpoint of the total HDL code amount and the hardware area to compare the proposed module with the original FabCache.