







J1:
- switch chooses ROM
from 32K half of 27C512
closed = bottom half
open = top half




J2:
- A14 from CPU (U2) pin 21 or U7 pin 7
- A15 from CPU (U2) pin 22 or U7 pin 6
- R/W from onboard RAM (U5) pin 21 or
or U3 pin 19



When using 6264 for U3:
install R13 and open RAM_A13 (it's CE2 line)

When using 62256 for U3:
Same as 6264 or R13 can be omitted and RAM_A13 shorted.
If 2 bit port is available then keep RAM_A13/14 open
and connect pins 2 to switch between 8K banks.



unused gates