

JP3 – GAL option: when closed pass CLK_IN when open pass CLK_OUT to Z80
Fast clock is enabled when:
1) JP3 is open
U1
Z80CPU PINS TO SOCKET
U2
Z80CPU
J2
EXP_PORT
CLK1MHZ
DOTCLK
NMI
CLK1MHZ from U12 pin 11 (same in C128/D/DCR)
DOTCLK from Expansion port pin 6
NMI is optional, can be left unconnected
U4
GAL22V10
OE for GAL16V8
GAL22V10 or GAL16V8
can be used in the same socket
(align pin 1 to pin 1)
Speed selection
open: FAST (CLKFAST: DOTCLK/MULTIPLIED)
close: SLOW (CLKIN)
JP3
FAST/SLOW
CLOCKSEL
U3A
74LS74
U3B
74LS74
unused flip-flop
U3C
74LS74
C1
0.1uF
R1
10K
R2
10K
WAITOUT
NMI
J1
cutout
HALT
MREQ
IORQ
JP1
S1
JP2
S0
U5
ICS501
JP4
DOTCLK/MULTIPLIED
DOTCLK multiplier
JP1/JP2 to choose multplication (see datasheet)
leave open for 2x DOTCLK
JP4 to choose 1x or multiplied DOTCLK
Maciej <ytm@elysium.pl> Witkowiak
YTM Enterprises
Sheet: /
File: z80-dot-gal.kicad_sch
Title: C128 Z80 at 8MHz
Size: A4
Date: 2024-06-19
Rev: 2.1
KiCad E.D.A. kicad (6.0.11)
Id: 1/1