
ECE3390 Assignment 3 Zhengzheng Yu Rongyou Jiang


Part4

The state machine



```
The code
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE ieee.numeric std.ALL;
entity mydivider is
end mydivider;
architecture Behavioral of mydivider is
signal a: unsigned(15 downto 0) := x"1111";
signal b: unsigned(7 downto 0) := x"44";
signal q : unsigned(7 downto 0) := x"00";
signal r : unsigned(7 downto 0) := x"00";
signal clk, start, done, aux : bit :='0';
begin
clk <= not clk after 10 ns;</pre>
aux <= '1' after 45 ns;--auxiliary signal used to generate start signal
start <= clk and not aux;</pre>
process(clk, start) begin
    if (clk'event and clk='1') then
        if (start='1') then
            r<=x"00";
            q<=x"00";
            done<='0';
        else
            if (a<b)then
                 r \le a (7 \text{ downto } 0);
                done<='1';
            else
                a \le a - b;
                q <= q+1;
            end if;
        end if;
    end if;
end process;
END;
```

The waveform



computes 1111/44=40...11