Readme.md 2023-12-01

HW3 Power Analyzer

Author: Yuanchung Lee(李元中)

Sturdent ID: 3125110522

My C++ Code Overview:

There are 2 file in the 312511052.tar, the descripition is below:

1. File Structure:

- The code is divided into two main files: classtype.h and main.cpp.
- classtype.h contains the declarations of various data structures used in the code.
- main.cpp is the main program file that reads input files, performs static timing analysis, and outputs the results.

2. Data Structures:

• PINTYPE, CELLTYPE, LIB:

- Represent pin types, cell types, and the cell library, respectively.
- Store information about capacitance, power tables, and timing tables.

• NET, GATE, MODULE:

- Represent nets, gates, and modules in the circuit.
- Maintain relationships between gates and nets, such as fan-in and fan-out connections.

3. File Reading:

- The program reads a Verilog netlist file and a library file to build the circuit representation.
- Verilog parsing involves extracting module names, input/output signals, wires, and gate information.

4. Timing Analysis & Power Analysis Algorithm:

- The static timing analysis is performed using a topological sorting algorithm to calculate delays.
- Gates are processed in topological order, and delays are calculated based on the given input pattern.
- The delay and power is calculated by traveling through the circuit.

5. Output Generation:

- The program generates four output files: load file, gate-info(delay) file, gate-power file, and coverage file.
- Load file contains gate names and their output capacitance values.
- Delay file contains gate names, rise/fall information, delay, and transition delay.
- Power file contains the internal and switching power for each gate.
- o Coverage file contains the total power and the toggle coverage.

Readme.md 2023-12-01

Specific Functionality:

• Topological Sorting:

• Gates are processed in topological order, ensuring that inputs to a gate are processed before the gate itself. I use a queue to perform topological sorting on gates.

• Gate Delay and Power Calculation:

 The delay and power of each gate is calculated based on the capacitance and transition time of its inputs.

• Coverage Rate Calculation:

• Determined by the input pattern, the coverage rate is calculated in sequence.

Output Sorting:

o Gates are sorted in the output files based on load and delay for better readability.

How to Use

1. **Compile the code** using a C++ compiler.

make

2. **Run the program** with the following command:

./312511052.o example.v -l test_lib.lib example.pat