

All instructions in the tutorial file are completed and snapshot was taken as followed:


Varilog implimentation:




Pins assigned:




Error free compilation:




Summary:



Hardware programer:



Function Simulation:



1. The **reg** stands for register. It represents data storage elements in Verilog. They retain their value till next value is assigned to them.

The **wire** is used for connecting different elements. They can be treated as physical wires. They can be treated as physical wires. No values get stored in them.

- 2. **Wire** can only be used on the left side of a continuous assignment and often declared as an input.
- 3. Rules for **Inputs**: internally must always be of type net, externally the inputs can be connected to a variable of type reg or net.

Rules for **Output**: internally can be of type reg or net. Externally can be of datatype or net type net.

Rules for **Inouts**: internally or externally must always be type net.

4. **Continuous Assignment:** continuous assignment drives a value into a net. It is declared outside of procedural blocks.

Blocking Assignment: executed before the execution of the statements that follow it in a sequential block. The operator is "="

Nonblocking Assignment: it allows us to assign values without blocking the procedural flow. The operator is "<=".

Combinational logic is time independent, and logic does not depend on the previous inputs.

Sequential logic is dependent on the clock cycles and the output depends on present as well as past inputs.

- 6.
- 1. Include all the branches of an if or case statement
- 2. Assign a value to every output signal in every branch.
- 3. Use default assignment at the start of the procedure, so every signal will be assigned.
- 7. << is binary logical shift, and <<< is arithmetic left shift.
- 8. wire[6:0] x[5:0];


```
//1. d flip flop
//1. d flip flop
module dff(
      data,
      clk,
      reset,
      enable,
); input data, clk, reset, enable; output q;
reg q;
always @(posedge clk)
     begin
         if( reset == 1'b0)
   q <= 1'b0;
   else begin
    if( enable == 1'b0)</pre>
                       q <= data;
else;
q <= 1'b0;
              end
         end
endmodule
//2. d latch
//2. d latch
module dlatch(
      data,
enable,
      reset,
      q
);
input data, enable, reset;
output q;
reg q;
always @ (enable or reset or data)
  if(~reset)begin
    q <= 1'b0;</pre>
    end
    else if (enable) begin
q <= data;
    end
endmodule
//3. a 4 to 1 multiplexer
//3. a 4 to 1 multiplexer
∃module mux41 (
        select,
        d,
        q
 );
  input[1:0] select;
input[3:0] d;
  output q;
 wire q;
wire[1:0] select;
wire[3:0] d;
  assign q = d[select];
  endmodule
```

```
//4. a 4 bit counter
//4. a 4 bit counter

module counter(
    reset,
    enable,
    clk,
    out
);

input reset;
input enable;
input clk;
output out;
reg[3:0] out;

always @ (posedge clk) begin
    if(~reset) begin
    out <= 0;
    end else if (enable) begin
    out <= out + 1;
end</pre>
```



0: !a b !c !d + !a !b !c d + a b d + a b c + a c d

1: b!cd+acd+!abc!d

```
module seven seg decoder(input [3:0] x, output [6:0] hex LEDs);
       reg [6:0] reg LEDs;
       assign hex LEDs[0]=(~input[a]&input[b]&~input[c]&~input[d])|
       (~input[a]&~input[b]&~input[c]&input[d])|(input[a]&input[b]&input[d])|
       (input[a]&input[b]&input[c]) | (input[a]&input[c]&input[d]);
       assign hex LEDs[1]=(input[b]&~input[c]&input[d]) |(input[a]&input[c]&input[d])
       |(~input[a]&input[b]&input[c]&~input[d]);
       assign hex LEDs[6:2]=reg LEDs[6:2];
       always @(*)
       begin
              case (x)
                     4'b0000: reg LEDs[6:2]=7'b10000; //7'b1000000 decimal 0
                     4'b0001: reg LEDs[6:2]=7'b11110; //7'b1111001 decimal 1
                     4'b0010: reg LEDs[6:2]=7'b01001; //7'b0100100 decimal 2
                     4'b0011: reg_LEDs[6:2]=7'b01001; //7'b0110000 decimal 3
                     4'b0100: reg LEDs[6:2]=7'b01001; //7'b0011001 decimal 4
                     4'b0101: reg LEDs[6:2]=7'b01001; //7'b0010010 decimal 5
                     4'b0110: reg LEDs[6:2]=7'b01001; //7'b0000010 decimal 6
                     4'b0111: reg LEDs[6:2]=7'b01001; //7'b1111000 decimal 7
                     4'b1000: reg_LEDs[6:2]=7'b01001; //7'b0000000 decimal 8
                     4'b1001: reg LEDs[6:2]=7'b01001; //7'b0010000 decimal 9
                     4'b1010: reg LEDs[6:2]=7'b01001; //7'b0011000 decimal q
                     4'b1011: reg LEDs[6:2]=7'b01001; //7'b1100011 decimal u
                     4'b1100: reg LEDs[6:2]=7'b01001; //7'b0001000 decimal a
                     4'b1101: reg LEDs[6:2]=7'b01001; //7'b0101011 decimal n
                     4'b1110: reg LEDs[6:2]=7'b01001; //7'b0010001 decimal y
                     4'b1111: reg LEDs[6:2]=7'b01001; //7'b1111111 decimal OFF
              endcase
       end
endmodule
```