




Statistical Results of LSP Written Exam

January 13th, 2026



1. Moore (Mealy) finite state machine is ordered tuple $\mathbf{M} = \langle \mathbf{X}, \mathbf{S}, \mathbf{Z}, \omega, \delta, \mathbf{s}_0 \in \mathbf{S} \rangle$,

where

X is.....

S is.....

Z is.....

δ is a mapping for Moore..... for Mealy.....


ω is a mapping for Moore.....for Mealy.....

s_0 is

5

2. Inputs A and B have values shown at the figure in times t_0, t_1, t_2, t_3, t_4 .

Write values of X and Y outputs. Assume that the intervals between changes of the inputs are so long so we can neglect propagation delays of gates.





5

3. Decompose $X=f(A,B,X)$ function of the circuit from the question 2 into

$X = (\text{not } X \text{ and } f_0(A, B)) \text{ or } (X \text{ and } f_1(A, B))$

using Shannon expansion. Write down f_0 a f_1 as Karnaugh maps:



5

4. What decimal value is 12-bit number 1000 0001 1111 if we interpret it as an integer

a) unsigned

b) signed in two's-complement.....

4

5. Mark all logic functions that have another equivalent logic function here :

$y_1 \Leftarrow (\text{not } A \text{ and not } B) \text{ or } (\text{not } C \text{ and not } B) \text{ or } (\text{not } A \text{ and } C);$

y_1 ☐

$y_2 \Leftarrow (\text{not } A \text{ or not } C) \text{ and } (\text{not } B \text{ or } C) \text{ and } (\text{not } A \text{ or not } B);$

y_2 ☐

$y_3 \Leftarrow (A \text{ and } B) \text{ xor } (A \text{ or } C);$

y_3 ☐

$y_4 \Leftarrow ((B \text{ xor not } C) \text{ or } (\text{not } A \text{ and not } B)) \text{ and } (\text{not } A \text{ or not } B);$

y_4 ☐

6

6. Complete the schema of the one-bit full adder.

Carry_{in} —

A —


B —

→ S

→ Carry_{out}

5

7. Use only AND, NAND, OR, NOR gates, and NOT inverters to connect the circuit on the left.



10

8. Write down the names of the **five basic phases of pipeline instruction processing** and explain what operations are performed during them.

1......

.....

.....

.....

2......

.....

.....

.....

3......

.....

.....

.....

4......

.....

.....

.....

5......

.....

.....

.....



Results


Exam Jan 13, 2026 - write here only your answers

1. Moore (Mealy) finite state machine is ordered tuple $M = \langle X, S, Z, \omega, \delta, s_0 \rangle$, where
- X is *finite set of all input vectors*
 - S is *finite set of all output vectors*
 - Z is *finite set of all internal states*
 - δ is a mapping for Moore $\delta: X \times S \rightarrow S$ for Mealy $\delta: X \times S \rightarrow S$
 - ω is a mapping for Moore $\omega: S \rightarrow Z$ for Mealy $\omega: X \times S \rightarrow Z$
 - s_0 is - initial state $S_0 \in S$.

Do not write here


5

2. Inputs A and B have values shown in the figure in times t_0, t_1, t_2, t_3, t_4 . Write values of X and Y outputs. Assume that the intervals between changes in the inputs are so long so we can neglect delays of gates.



5

3. Decompose $X=f(A,B,X)$ function of the circuit from the question 2 into $X = (\text{not } X \text{ and } f_0(A, B)) \text{ or } (X \text{ and } f_1(A, B))$ using Shannon expansion. Write the functions f_0 a f_1 as Karnaugh maps:



5

4. What decimal value is 12-bit number 1000 0001 1111 if we interpret it as an integer
- a) unsigned....**2079**..... b) signed in two's-complement.....**-2017**.

4

5. Mark all logic functions that have another equivalent logic function here :

- $y_1 \leq (\text{not } A \text{ and } \text{not } B) \text{ or } (\text{not } C \text{ and } \text{not } B) \text{ or } (\text{not } A \text{ and } C);$
- $y_2 \leq (\text{not } A \text{ or } \text{not } C) \text{ and } (\text{not } B \text{ or } C) \text{ and } (\text{not } A \text{ or } \text{not } B);$
- $y_3 \leq (A \text{ and } B) \text{ xor } (A \text{ or } C);$
- $y_4 \leq ((B \text{ xor } \text{not } C) \text{ or } (\text{not } A \text{ and } \text{not } B)) \text{ and } (\text{not } A \text{ or } \text{not } B);$

y_1 ☒


y_2 ☒

y_3 ☐

y_4 ☒



6

6. Complete the schema of the one-bit full adder.



5

7. Use only AND, NAND, OR, NOR gates, and NOT inverters to connect the circuit on the left.



8. Write down the names of the **five basic phases of pipeline instruction processing** and explain what operations are performed during them.

- **FETCH** - fetches an instruction from memory.
- **DECODE** - the instruction is decoded and **the operand values are added to it from registers.**
- **EXECUTE** - ALU (Arithmetic Logic Unit) performs an operation with the values prepared in the DECODE phase.
- **MEMORY** - possible work with memory, writing or reading the address calculated by ALU, if there is a branch then writing the new address to PC (Program Counter).
- **WRITE-BACK** - results are saved in registers