




Final Exam 7.1.15

Logic Systems And Processors (České Vysoké Učení Technické v Praze)




Scan to open on Studocu

1. You see this unnamed scheme.. Create its truth table. Write outputs Y Z into the one Karnaugh's map as two bit group in Y Z. order




2. Decompose $Q := f(A, B, C, D) := (A \text{ or } B) \text{ and } (((A \text{ and not } B) \text{ xor } (D \text{ and not } A)) \text{ or } (C \text{ and not } D))$; function to the form $Q = \bar{C} \cdot \bar{D} \cdot f_0(A, B) + \bar{C} \cdot D \cdot f_1(A, B) + C \cdot \bar{D} \cdot f_2(A, B) + C \cdot D \cdot f_3(A, B)$ with the aid of Shannon's decomposition. Write f_0, f_1, f_2, f_3 functions as Karnaugh's maps:



3. Mark all function below that have another equal function here.

- | | |
|--|---------------------|
| $f_1 \leq (A \text{ xor } C) \text{ or } (A \text{ and not } C);$ | $f_1 \quad \square$ |
| $f_2 \leq (B \text{ or } C) \text{ and } (\text{not } A \text{ or } B \text{ or } C);$ | $f_2 \quad \square$ |
| $f_3 \leq ((C \text{ and not } B) \text{ or } (B \text{ and } A));$ | $f_3 \quad \square$ |
| $f_4 \leq (A \text{ or } C) \text{ and } (\text{not } A \text{ or not } C);$ | $f_4 \quad \square$ |
| $f_5 \leq (A \text{ and not } B) \text{ xor } (A \text{ and } C);$ | $f_5 \quad \square$ |
| $f_6 \leq (A \text{ and not } C) \text{ or } (C \text{ and not } A);$ | $f_6 \quad \square$ |

4. Inputs A, B, C have values shown in the figure in times t_0, t_1, t_2, t_3 . Write values of X and Y outputs. Assume that the intervals between changes in the inputs are so long so we can neglect delays of gates.




5. Function $X = f(A, B, C, X)$ from question 4, decompose into $X = (\text{not } X \text{ and } f_0(A, B, C)) \text{ or } (X \text{ and } f_1(A, B, C))$ with the aid of Shannon's expansion. Write f_0 and f_1 functions as Karnaugh maps:

5

f0/3


f1/3



6. Add missing parts of VHDL program to create 100 bit shift register, i.e., **q** output of the shift register is **d** input delayed by 100 clock pulses of **clk** signal. The register is cleared by synchronous signal **sclrn='0'**. Use shortest possible code. (Hint. The shortest code does not contain loops).

library IEEE; use IEEE.STD_LOGIC_1164.all;


entity pos100 is port (**clock**, **d**, **sclrn** : in std_logic; **q**: out std_logic) end pos100;



$$f_0 := f(A, B, C, '0') := (A \equiv B) . ('0' + (B \neq C)) := (A \equiv B) . ('0' + (B \neq C)) := (\textcolor{red}{A \equiv B}) . (\textcolor{blue}{B \neq C})$$

$$f_1 := f(A, B, C, '1') := (A \equiv B) . ('1' + (B \neq C)) := (A \equiv B) . '1' := (\textcolor{red}{A \equiv B})$$


Obě nalezené funkce $f_0 := (\textcolor{red}{A \equiv B}) . (\textcolor{blue}{B \neq C})$ a $f_1 := (\textcolor{red}{A \equiv B})$ zapíšeme jako Karnoughovy mapy



5. Mark all logic functions that have another equivalent logic function here :

- $f_1 \leq (A \text{ xor } C) \text{ or } (A \text{ and not } C);$
- $f_2 \leq (B \text{ or } C) \text{ and } (\text{not } A \text{ or } B \text{ or } C);$
- $f_3 \leq ((C \text{ and not } B) \text{ or } (B \text{ and } A));$
- $f_4 \leq (A \text{ or } C) \text{ and } (\text{not } A \text{ or not } C);$
- $f_5 \leq (A \text{ and not } B) \text{ xor } (A \text{ and } C);$
- $f_6 \leq (A \text{ and not } C) \text{ or } (C \text{ and not } A);$

- f_1
- f_2
- f_3
- f_4
- f_5
- f_6



$$f_0 = \boxed{\begin{array}{|c|c|} \hline 0 & 1 \\ \hline 0 & 0 \\ \hline \end{array}} A$$

$$f_1 = \boxed{\begin{array}{|c|c|} \hline 0 & 1 \\ \hline 1 & 0 \\ \hline \end{array}} A$$

$$f_2 = \boxed{\begin{array}{|c|c|} \hline 0 & 1 \\ \hline 1 & 1 \\ \hline \end{array}} A$$

$$f_3 = \boxed{\begin{array}{|c|c|} \hline 0 & 1 \\ \hline 1 & 0 \\ \hline \end{array}} A$$