

LSP Exam — May 28, 2024 (Official Answers Included)

CVUT FEL (CVUT) – České vysoké učení technické v Praze | Czech Technical University in Prague

中文版 | English | Čeština

Verified against official PDF answers

Exam Information

- Date: May 28, 2024
 - Language: Czech
 - Official answers included
-

Q1 – RS Latch Simulation (4 points)

Problem: Given the values of inputs A, B, C at times t_0 – t_4 , write the values of outputs X and Y.

Input sequence:

A	=	0		0		0		1		0
B	=	1		1		0		1		1
C	=	0		1		0		0		0
		t_0		t_1		t_2		t_3		t_4

Official answer: – X = 11001 ($t_0=1, t_1=1, t_2=0, t_3=0, t_4=1$) – Y = 01100 ($t_0=0, t_1=1, t_2=1, t_3=0, t_4=0$)

Additional notes: At t_1 , $B \cdot C = 1$ may trigger Set and make $Y=0$. Confirm based on the exact latch variant in the exam.

Q2 – Shannon Expansion (6 points)

Problem: Decompose $X=f(A,B,C,X)$ into Shannon expansion form.

Additional notes: Shannon's theorem: $f(X) = X \cdot f(0) + \bar{X} \cdot f(1)$

Q3 – Equivalent Logic Functions (4 points)

Problem: Check all logic functions that are equivalent.

$y_1 \leq (D \text{ or } A) \text{ and } (\text{not } D \text{ or } C \text{ or } A);$
 $y_2 \leq (\text{not } D \text{ and } A) \text{ or } (D \text{ and not } A) \text{ or } (C \text{ and } A);$
 $y_3 \leq C \text{ or } (D \text{ and } C \text{ and } B) \text{ or } (\text{not } D \text{ and } C \text{ and } A);$
 $y_4 \leq (C \text{ and } A) \text{ or } (\text{not } D \text{ xor not } A);$

Official answer: $y_2 = y_4$

Additional notes: – $y_2 = DA + D\bar{A} + CA = (A \oplus D) + CA - y_4 = CA + (D \oplus \bar{A}) = CA + (A \oplus D)$ (because $D \oplus \bar{A} = A \oplus D$)

Q4 – 9-bit Adder Arithmetic (2 points)

Problem: Result of $254+255+256+257$ on a 9-bit adder.

Calculation: – $254+255+256+257 = 1022 - 1022 \bmod 512 = 510$

Official answer: – a) unsigned: 510 – b) signed: -2 (two's complement: $510 - 512$)

Additional notes: 9-bit range: unsigned 0–511, signed -256–255

Q5 – Moore/Mealy FSM Definition (4 points)

Problem: Complete the definition.

Additional notes: – Moore: $M = \langle X, S, Z, \delta, \omega, s_0 \rangle$, where $\omega: S \rightarrow Z$ – Mealy: $M = \langle X, S, Z, \delta, \omega, s_0 \rangle$, where $\omega: S \times X \rightarrow Z$

Q6 – Multiplexer Implementation (6 points)

Problem: Implement a cascaded multiplexer using AND, NAND, OR, NOR and NOT gates.

Additional notes: 2-to-1 MUX = $(S \cdot A) + (\bar{S} \cdot B)$; typically needs 2 AND + 1 OR + 1 NOT.

Q7 – MUX in VHDL (8 points)

Problem: Describe using concurrent and sequential statements.

Additional notes: – Concurrent: `y <= a when sel='1' else b;` – Sequential: `if sel='1' then y <= a; else y <= b; end if;`

Q8 – Branch Predictor (6 points)

Problem: A C program finds the minimum; compute the number of branch mispredictions.

Official answer: Both predictors have 7 misses.

Additional notes: The `if` branch depends on the data distribution. For random data, the minimum is updated on average about $\log_2(n)$ times.

Q9 – Demultiplexer Design (10 points)

Problem: Draw the symbol and internal circuit described by the code.

Official answer: The code describes a demultiplexer (DEMUX).

Additional notes: – MUX: multiple inputs \rightarrow single output (selector) – DEMUX: single input \rightarrow multiple outputs (distributor) – DEMUX formula: $Y_i = D \cdot (\text{sel} = i)$