




Statistical results of the LSP written exam on Friday 20 December 2024

Students

Distribution of points gained from the exam



Question [max. point]


1. Simulation [5]
2. Shannon expansion [6]
3. Similar functions [4]
4. Signed/Unsigned [4]
5. FSM [6]
6. Schematic of MUXes [6]
7. MUXex in VHDL [4]
8. Cache [10]

Surname and first name :.....

Exam Dec 20, 2024 - write here only your answers



Do not
write here

1. Inputs A, B and C have values shown in the figure for times t_0, t_1, t_2, t_3, t_4 . Write values of X and Y outputs. The intervals between input changes are long, so we can neglect the delays of gates.



5


2. Decompose function $X=f(A,B,C, X)$ from question 1 with the aid of Shannon's expansion into $X= (\text{not } X \text{ and } f_0(A, B, C)) \text{ or } (X \text{ and } f_1(A, B, C))$. Write f_0 and f_1 functions as Karnaugh maps:



6

3. Mark all logic functions that have another equivalent logic function here:

x1<=(B and not A) or (A and not B);
x2<=(A and not C) xor (C and A);
x3<=(B or A) and (not B or not A);
x4<=(C xor A) or (B and not A);



4

4. If we perform the addition 254+255+256+257 by an 9 bit adder, what is its 9-bit result converted to a decimal number as.

a) unsigned b) signed in two's-complement.....

4

5. Add: Moore (Mealy) finite state machine is the tuple $\mathbf{M} = \langle X, S, Z, \omega, \delta, s_0 \in S \rangle$, where

X is.....

S is.....

Z is.....


δ is a mapping for Moore..... for Mealy.....

ω is a mapping for Moore..... for Mealy.....

s_0 is

6

6. Use only AND, NAND, OR, NOR gates a inverters NOT, and wires to connect the schematic at the figure right.



5

7. Describe the circuit from question 6 using both VHDL concurrent and sequential statements

```
library ieee; use ieee.std_logic_1164.all;use ieee.numeric_std.all;
entity Test20241220q7 is port( x, y ,z, a1,a0: in std_logic:= '0';
                                qcon, qseq: out std_logic := '0')
end entity;
```

```
architecture rtl of Test20241220q7 is
begin
```

-- qcon concurrent statement.....

-- qseq sequential statement.....

iseq: process.....

.....begin.....

.....end process;.....

end architecture;

qcon
5qseq
5

8. The small 32-bit processor has a cache of only **256 bytes** that is organized as a **directly mapped 2-word** line length.


1/ Fill the table with indexes of tag, set and block for used addresses.

2/ Mark the memory accesses that will have a cache hit if the addresses are executed in the order shown in the table below and the cache was empty at the beginning.

		Direct Mapped Cache		
Address as binary code		tag	set	blok
0x10				
0x14				
0x28				
0x2C				
0x94				
0xA8				
0xAC				

hex. adresa	cache hit
0x10	<input type="checkbox"/>
0x14	<input type="checkbox"/>
0x28	<input type="checkbox"/>
0x94	<input type="checkbox"/>
0x2C	<input type="checkbox"/>
0x10	<input type="checkbox"/>
0xA8	<input type="checkbox"/>
0xAC	<input type="checkbox"/>

Results



2.

$X \leq (X \text{ and not } C) \text{ or } (A) \text{ or } (B)$

8. The small 32-bit processor has a cache of only **256 bytes** that is organized as a **directly mapped 2-word** line length.

1/ Fill the table with indexes of tag, set and block for used addresses.

2/ Mark the memory accesses that will have a cache hit if the addresses are executed in the order shown in the table below and the cache was empty at the beginning.

The simple example specifies $256/8=32$ - cache with **32 sets**

and all addresses have **tag 0**, thus, the cache hit occurs if we read again a set.

Address as binary code		direct mapped		
				5-bits
		tag	set	blok
0x10	00...0 0001 0000	0	2	0 00
0x14	00...0 0001 0100	0	2	1 00
0x28	00...0 0010 1000	0	5	0 00
0x2C	00...0 0010 1100	0	5	1 00
0x94	00...0 1001 0100	0	18	1 00
0xA8	000 0 1010 1000	0	21	0 00
0xAC	000 0 1010 1100	0	21	1 00

