





Final Exam 7.1.15

Logic Systems And Processors (České Vysoké Učení Technické v Praze)




Scan to open on Studocu

1. You see this unnamed scheme.. Create its truth table. Write outputs Y Z into the one Karnaugh's map as two bit group in Y Z. order



2. Decompose $Q := f(A, B, C, D) := (A \text{ or } B) \text{ and } (((A \text{ and not } B) \text{ xor } (D \text{ and not } A)) \text{ or } (C \text{ and not } D))$;


function to the form $Q = \bar{C}.\bar{D}.f_0(A, B) + \bar{C}.D.f_1(A, B) + C.\bar{D}.f_2(A, B) + C.D.f_3(A, B)$ with the aid of Shannon's decomposition. Write f_0, f_1, f_2 and f_3 functions as Karnaugh's maps:




3. Mark all function below that have another equal function here.

- $f_1 \leq (A \text{ xor } C) \text{ or } (A \text{ and not } C);$ ☐
 $f_2 \leq (B \text{ or } C) \text{ and } (\text{not } A \text{ or } B \text{ or } C);$ ☐
 $f_3 \leq ((C \text{ and not } B) \text{ or } (B \text{ and } A));$ ☐
 $f_4 \leq (A \text{ or } C) \text{ and } (\text{not } A \text{ or not } C);$ ☐
 $f_5 \leq (A \text{ and not } B) \text{ xor } (A \text{ and } C);$ ☐
 $f_6 \leq (A \text{ and not } C) \text{ or } (C \text{ and not } A);$ ☐

4. Inputs A, B, C have values shown in the figure in times t_0, t_1, t_2, t_3 . Write values of X and Y outputs. Assume that the intervals between changes in the inputs are so long so we can neglect delays of gates;




5. Function $X = f(A, B, C, X)$ from question 4, decompose into $X = (\text{not } X \text{ and } f_0(A, B, C)) \text{ or } (X \text{ and } f_1(A, B, C))$ with the aid of Shannon's expansion. Write f_0 and f_1 functions as Karnaugh maps:



6. Add missing parts of VHDL program to create 100 bit shift register, i.e., **q** output of the shift register is **d** input delayed by 100 clock pulses of **clk** signal. The register is cleared by synchronous signal **sclr****n**='0'. Use shortest possible code. (Hint. The shortest code does not contain loops).

library IEEE; use IEEE.STD_LOGIC_1164.all;



entity pos100 is port (**clock**, **d**, **sclr****n** : in std_logic; **q**: out std_logic) end pos100;



$$f_0 := f(A, B, C, '0') := (A \equiv B) \cdot ('0' + (B \neq C)) := (A \equiv B) \cdot ('0' + (B \neq C)) := \mathbf{(A \equiv B)} \cdot \mathbf{(B \neq C)}$$



$$f1 := f(A,B,C,'1') := (A \equiv B) \cdot ('1' + (B \neq C)) := (A \equiv B) \cdot '1' := (A \equiv B)$$

Obě nalezené funkce $f_0 := (\mathbf{A} \equiv \mathbf{B}) \cdot (\mathbf{B} \neq \mathbf{C})$ a $f_1 := (\mathbf{A} \equiv \mathbf{B})$ zapíšeme jako Karnoughovy mapy



5. Mark all logic functions that have another equivalent logic function here :

- ```
f1<=(A xor C) or (A and not C);
f2<=(B or C) and (not A or B or C);
f3<=((C and not B) or (B and A));
f4<=(A or C) and (not A or not C);
f5<=(A and not B) xor (A and C);
f6<=(A and not C) or (C and not A);
```



**f0=**          **A**

|          |   |   |
|----------|---|---|
|          | 0 | 1 |
| <b>B</b> | 0 | 0 |

**f1=**          **A**

|          |   |   |
|----------|---|---|
|          | 0 | 1 |
| <b>B</b> | 1 | 0 |

**f2=**          **A**

|          |   |   |
|----------|---|---|
|          | 0 | 1 |
| <b>B</b> | 1 | 1 |

**f3=**          **A**

|          |   |   |
|----------|---|---|
|          | 0 | 1 |
| <b>B</b> | 1 | 0 |