



Display Logic Curve with ROM VHDL Code

Logic Systems And Processors (České Vysoké Učení Technické v Praze)



Scan to open on Studocu


```

67      );
68  end component;
69
70
71  signal shark_address_s : STD_LOGIC_VECTOR(12 DOWNTO 0);
72  signal shark_q_s : STD_LOGIC_VECTOR(1 DOWNTO 0);
73
74
75 begin
76
77
78  shark_inst : Shark
79    port map(
80      address => shark_address_s,
81      clock    => VGA_CLK,
82      q        => shark_q_s
83    );
84
85
86      LSPflag : process(xcolumn, yrow, shark_q_s) -- output of process depends on xcolumn
87      and yrow
88      variable RGB : RGB_type; -- output colors
89      variable x, y : integer; -- renamed xcolumn and yrow
90      variable isShark01, isShark02, isShark03:boolean;
91      begin
92        x:=to_integer(xcolumn); y:=to_integer(yrow); -- convert to integer
93
94        isShark01:= x>=SORGX and x<SORGX+SROW
95                    and y>=SORGY and y<SORGY+SROWCOUNT;
96        isShark02:= x>=(SORGX + 150) and x<(SORGX + 150)+SROW
97                    and y>=(SORGY) and y<SORGY+SROWCOUNT;
98        isShark03:= x>=(SORGX + 90) and x<(SORGX + 90)+SROW
99                    and y>=(SORGY + 160) and y<(SORGY + 160)+SROWCOUNT;
100
101      if (isShark01 or isShark02 or isShark03) and shark_q_s!="01" then
102        case shark_q_s is
103          when "10" => RGB:=YELLOW;
104          when "00" => RGB:=BLACK;
105          when "11" => RGB:=BLUE;
106          when others => RGB:=BLACK;
107        end case;
108
109      elsif (x<0) or (x>=XSIZE) or (y<0) or (y>=YSIZE) then
110        RGB:=BLACK; -- Black outside the flag pixels
111      elsif (y >= 101) and (y <= 111) then
112        RGB:=BLACK; -- Strip 1
113      elsif (y >= 131) and (y <= 141) then
114        RGB:=BLACK; -- Strip 2
115      elsif (y >= 81) and (y <= 161) then
116        RGB:=WHITE;
117
118      else
119        RGB:=SKY_BLUE;
120      end if;
121
122      if isShark01 then shark_address_s <= std_logic_vector(to_unsigned((y-SORGY)*SROW +
123      (SORGX+SROW-x),
124                                         shark_address_s' LENGTH));
125      elsif isShark02 then shark_address_s <= std_logic_vector(to_unsigned((y-SORGY)*SROW
126      + (SORGX+SROW + 150 - x),
127                                         shark_address_s' LENGTH));
128      elsif isShark03 then shark_address_s <= std_logic_vector(to_unsigned((y-(SORGY+160)
129      )*SROW + (x-(SORGX+90))),
```

```
127                                         shark_address_s '  
128     LENGTH));  
129     else shark_address_s <=(others=>'0'); end if;  
130  
131     -- Copy results in RGB to outputs of entity  
132     VGA_R<=RGB.R; VGA_G<=RGB.G; VGA_B<=RGB.B;  
133 -----  
134 end process;  
135  
136  
137 end architecture behavioral;
```