


# Logic Systems and Processors

*cz: Logické systémy a procesory*



Lecturer: Richard Šusta

[richard@susta.cz](mailto:richard@susta.cz), [susta@fel.cvut.cz](mailto:susta@fel.cvut.cz),

+420 2 2435 7359

*Version V1.0*

# Finite State Machines

## English: **Automaton**, plural **Automata**


- *technical English here derives the plural essentially from the Latin declension!*

Even though the word "automatons" exists, its usage in science papers is considered unknowing.

- „**Automaton**“ represents a general term.
- In technical English, **FSM "Finite State Machine"** means a deterministic automaton with binary inputs and outputs.
- The "**Finite State Automaton**", on the other hand, defines an automaton that can have abstract inputs and possibly also probabilistic or nondeterministic behavior, which will be discussed in later lectures.



## Example: Models of Lifts by FSM




FSM reduce a system to minimum states that are necessary for solved tasks.

If we are interested only in a position on the floors, then, one elevator can be described perhaps by this machine.



# Example: Models of Lifts by FSM




We choose states based on real events, that we need.  
The model can include any detail ...

If we are interested not only in the floors, but in the lift ride, we add the necessary states.

# Concept of State Machine

*Example: Positive Edge Triggered Synchronous System*




**On rising edge, inputs sampled  
outputs, next state computed**

**After propagation delay, outputs and  
next state become stable**

***Immediate Outputs:***  
affect datapath immediately  
could cause inputs from datapath to change

***Delayed Outputs:***  
take effect on next clock edge  
propagation delays must exceed hold times




# Mealy and Moore Finite State Machine


$\delta$  - next state combinational circuit

$\omega$  - output circuit, combinational/sequential

## *Moore's automaton*



## *Mealy's automat*



## Mealy's machine is a year older :-)

- **G. H. Mealy**, "A Method for Synthesizing Sequential Circuits," *Bell Systems Tech. J.*, vol. 34, pp. 1045-1079, September 1955.
- **E. F. Moore**, "**Gedanken-Experiments** on Sequential Machines," *Annals of Mathematical Studies*, no. 34, pp. 129-153, 1956, Princeton Univ. Press, NJ.


Language note:

**Gedanken** = plural noun in German


**Gedanke** = idea, thought.

In English, it is used with "gedanken-experiment" to describe an approach using conceptual rather than actual experiments. For example, Albert Einstein often referred to his ideas of hypothetical experiments as such.

- Outputs depend on states only



- Outputs depend on states and inputs





# *FSM Definitions*



## The ordered tuple

$$M = \langle X, S, Z, \omega, \delta, s_0 \rangle$$

- $X$  - *finite set of all* input vectors
- $Z$  - *finite set of all* output vectors
- $S$  - *finite set of all* internal states
- $\delta$  - transient function is mapping  $\delta: X \times S \rightarrow S$
- $\omega$  - output function is mapping  $\omega:$ 
  - $\omega: S \rightarrow Z$  (Moore)
  - $\omega: X \times S \rightarrow Z$  (Mealy)
- $s_0$  - initial state  $s_0 \in S$

- Both machines have identical characteristics and only the outputs differ.
- **Moore's machine:**
  - The outputs do not depend on the inputs, i.e., the outputs are effectively generated from the state the FSM is currently in.

## **Mealy's machine:**

- The outputs are generated from the current state and the immediate input, i.e., the outputs are created at the time of preparing the FSM transition from one state to another.  
It is used more often in programs - they take inputs from stable values in variables.

# Moore / Mealy Theorem

---

## Theorem:

- For any Moore automaton, there exists an equivalent Mealy automaton with the same or fewer states.
- Conversely, for every Mealy automaton that has  $N$  states and recognizes  $X$  possible combinations of inputs, there is an equivalent Moore automaton having  $N \times X$  states.

*The proof can be done by construction.*

---

## Nonlinear system

can  
be linearized  
in a working  
point

or converted  
to a discrete form

$$\frac{dx}{dt} = f(x, u)$$

$$y = h(x, u)$$

$$\frac{dx}{dt} = Ax + Bu$$

$$y = Cx + Du$$

$$x[\tau + 1] = f(x[\tau], u[\tau])$$

$$y[\tau] = h(x[\tau], u[\tau])$$

**x** - vector of n state variables

**u** - vector of m inputs

**y** - vector p of outputs

**Matrix A:**  $n \times n$  , **B:**  $n \times m$

**C:**  $p \times n$  , **D:**  $p \times m$

*The values of continuous variables are sampled with period T.  
Its choice is critical!*

## FSM

Deterministic,  
binary inputs  
and outputs

$$s[k + 1] = \delta(s[k], u[k])$$

$$y[k] = \omega(s[k], u[k])$$

*Binary state, input and output at time k. The FSM can vary if great range*

FSM uses the same concept as the description of continuous systems.

- $\delta$  - transient function calculates the change from the current state and inputs and represents the A and B matrices or function  $f(x,u)$ .
- The  $\omega$  - output function of the FSM generates an output based on the current state similar to the C and D matrices or  $h(x, u)$ .

The D matrix will speed up the response but also increase the difficulty of driving. Natural systems often have  $D=0$ , and their output function simplifies to  $h(x)$ , i.e., analogous to Moore's FSM.

# Description of Moore's FSM

is based of graphs

# Example Start-Stop



The circuit from the 1st LSP task

# Start-Stop circuit from LSP task 1

Oriented chart  
of its transitions

*logical condition for transition  
from ROFF to RON*

*Our name  
of state*

**Stop='0' and Start='1'**

*Hint,  
that FSM  
remains  
in the state  
otherwise;  
it is often  
omitted*




*generated  
output*

**Stop='1'**

*condition of transition  
from RON to ROFF*

# Start-Stop circuit from LSP task 1



RUN

Simplified graph of transitions  
Transition graph

	ROFF	RON
ROFF	-	Stop=0 and Start=1
RON	Stop=1	-

Current  
Status

future state

ROFF	ROFF	RON	ROFF	ROFF
RON	ROFF	RON	ROFF	ROFF

mere highlighting  
the steady state

Run

0
1

Table  
Outputs

Stop  
Start

Run

0
1

State transition table



# State Transition Table

The state transition table looks like an adjacency matrix utilized for describing graphs. It remains well-arranged even with a large number of conditions.

If  $p$  is the number of all states, then its dimension is  $p \times p$

rows - current states, from  $s_1$  to  $s_p$

columns - next states, from  $s_1$  to  $s_p$

intersection - conditions x transition from state  $s_k$  to  $s_j$

	$s_1$		$s_j$		$s_p$	
$s_1$						
$s_k$			x			
$s_p$						

Terminological note:

*Do not confuse a state transition table (finite state machines) with the term state-transition matrix in control theory, which describes a similar phenomenon but in a continuous area.*



2 parts - next state (  $\delta$  ) + outputs (  $\omega$  )

columns - all possible inputs  $x_i$

rows - all possible internal states  $S_j$  + output  $z_m$

intersection of row and column - subsequent state  $s_k$


output table - output generated in the state

$\delta \omega$

$S \setminus X$	$x_1$	$x_i$	$x_n$	$Z$
$s_1$				
$s_j$		$s_k = \delta(x_i s_j)$		$z_j = \omega(s_j)$
$s_p$				

stable state  $s_j = \delta(x_i, s_j)$  - highlighted with a circle

unstable state  $s_k = \delta(x_i, s_j) \quad s_k \neq s_j$



## 1. Steady state

$$d(x_i, s_j) = s_j$$


## 2. Simple transition




## 3. Cycle

- through unstable interstates,



## 4. Oscillations

*Note: counters work in oscillation, with each edge of the clock they go to the next state.*




# Encoding of States


- The encoding of the state can significantly affect the optimal implementation of the automaton.
  - Finding the optimal code means trying all possible variations. We can check them only for small FSMs.
  - In general, pseudo-optimal state codes are chosen, i.e., assigned by some heuristic in the hope that they will be close to the optimal ones...

# Examples of Coding Heuristics


State	Binary code	Gray's - minimal change	1 of N one hot	Enumeration - encoding is left to the compiler
<b>S0</b>	000	000	10000000	state_init
<b>S1</b>	001	001	01000000	state1
<b>S2</b>	010	011	00100000	state2
<b>S3</b>	011	010	00010000	state3
<b>S4</b>	100	110	00001000	state4
<b>S5</b>	101	111	00000100	state5
<b>S6</b>	110	101	00000010	state6
<b>S7</b>	111	100	00000001	state_last



- **Binary (sequential)** - just assigning sequence numbers
  - A small number of state registers
  - **State-dependent combinational circuits will grow**, because we're constantly decoding the state number.
- **Minimal bit change:** assign codes to states in such an order that only the minimum number of bits change during transitions between them, usually according to Gray's code if possible. This is a variant of binary coding.



*binary versus*



*minimum bit change*

*note: numbers on the edges indicate the number of bits changed during the transition*



- **1 of N - One-Hot** - only one bit is in 1
  - - The state memory size is equal the number of states.
  - + 1 of N (One-hot) simplifies state-dependent combinational circuits because we test only 1 bit.
  - + We get fast transition functions.
- **Enumeration types**
  - - we need to introduce a new type.
  - + The compiler itself decides on the optimal code - it usually chooses something close to code 1 of N.



# Examples of state encoding in VHDL

```
constant s0 : integer := 0;  
constant s12 : integer := 1;  
constant s3 : integer := 2;  
signal state : integer range 0 to 2; -- We must specify range!!
```

## Safer coding subtypes

```
SUBTYPE state_type is unsigned(1 downto 0);  
CONSTANT s0 : state_type := "00" ;  
CONSTANT s12 : state_type := "01" ;  
...
```

## Recommended encoding by enumeration type

```
type state_t is (s0, s12, s3);
```

```
signal state : state_t;
```



Quartus II translates enumeration types using code 1 of N "one-hot"  
[ Quartus reference manual ]

*Quartus translates all 'enum' types as FSMs, so use 'enum' types only in them.*

A note for very advanced study:

*The enum encoding is determined by "Setting (Ctrl+Shift+E) -> Analyse & Synthesis Settings -> [More Settings] -> State Machine Processing", which is Auto by default. It defines the default value of the sys\_encoding attribute.*

- *If we want to use some 'enum' types as just numeric constants, we have to add a special attribute **enum\_encoding**  
(Google search: "Quartus attribute enum\_encoding" will give a [link](#))*
- *But the enum\_encoding attribute will block the enum type from being recognized as FSM states. So do not use it for enum intended to encode states. These are intended for the aforementioned sys\_encoding.*

*For details, see Quartus handbook, pages 16-36 to 16-38, in pdf 741 to 743:  
[https://dcenet.felk.cvut.cz/edu/fpga/doc/quartusii\\_handbook\\_archive\\_131.pdf](https://dcenet.felk.cvut.cz/edu/fpga/doc/quartusii_handbook_archive_131.pdf)*





Example Start-Stop  
from the 1st LSP tasks


```
library ieee;use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity StartStopFSM is port (
    START, STOP, CLK : in std_logic;
    CLRN : in std_logic; -- FSMs prefer synchronous clear
    RUN : out std_logic);
end entity;
architecture rtl1 of StartStopFSM is
begin -- architecture
ilog: process(CLK)
    begin
        -- the next slide
    end process;
end architecture;
```

```
architecture rtl1 of StartStopFSM is
begin -- architecture
iproc: process(CLK)
begin
    if rising_edge(CLK) then
        if (STOP or not CLRN)='1' then
            RUN <='0';
        elsif START ='1' then
            RUN <='1';
        end if;
    end if;
end process;
end architecture;
```

```
architecture rtlFSM of StartStopFSM is
begin
ifsm: process(CLK)
    type state_t is (ROFF, RON); -- enumerated types are reserved only for FSMs
    variable state: state_t:=ROFF;
begin
    if rising_edge(CLK) then
        case state is
            when ROFF =>
                if (START and CLRN and not STOP)=>'1' then state:=RON; end if;
            when RON =>
                if (not CLRN or STOP)=>'1' then state:=ROFF; end if;
        end case;
    end if;
    if state=RON then RUN<='1'; else RUN<='0'; end if;
end process; end architecture;
```

δ

ω



- *The automatic description has not yet yielded a visible advantage for the simple circuit.*
- *However, it will make it easier to modify.*

# Fuse: Start holds for over 2 and a half seconds

```
architecture rtlTiming of StartStopFSM is begin
ifsm: process(CLK) -- CLOCK_50 MHz
    type state_t is (ROFF, RTIME, RON);
    -- enumerated types are reserved only for FSMs
    variable state: state_t:=ROFF;
    variable cntr: unsigned(27 downto 0):=(others=>'0');
        -- $2^{27} / 50\text{e}6 = 2.68 \text{ seconds}$ 
    variable isTiming:boolean:=FALSE;
begin
    end process; end architecture;
```

# Fuse: Start holds for over 2 and a half seconds


```
begin -- process
  if rising_edge(CLK) then
    isTiming:=FALSE; RUN<='0';
    if (CLRN='0' or STOP='1') then state:=ROFF;
    else case state is
      when ROFF => if START='1' then state:=RTIME; end if;
      when RTIME=> isTiming:=TRUE;
        if START='0' then state:=ROFF;
        elsif cntr(cntr'HIGH)='1' then state:=RON; end if;
      when RON => RUN<='1';
    end case;
  end if; -- if (CLRN='0' or STOP='1')
  if isTiming then cntr:=cntr+1; else cntr:=(others>'0'); end if;
end if; -- if rising_edge(CLK) then
end process;
end architecture;
```

FSM


Note: FSM should always be a boss in its circuits.  
It does not count, i.e., work, only commands the time counter.





```
architecture rtlTiming of StartStopFSM is begin
    ifsm: process(CLK) -- CLOCK_50 MHz
        type state_t is (ROFF, RTIME, RON); -- enumerated types are reserved only for FSMs
        variable state: state_t:=ROFF;
        variable cntr: unsigned(27 downto 0):=(others=>'0'); -- $2^{27} / 50\text{e}6 = 2.68$  seconds
        variable isTiming:boolean:=FALSE;
        begin if rising_edge(CLK) then
            isTiming:=FALSE; RUN<='0';
            if (CLRN='0' or STOP='1') then state:=ROFF;
            else case state is
                when ROFF => if START='1' then state:=RTIME; end if;
                when RTIME=> isTiming:=TRUE;
                    if START='0' then state:=ROFF;
                    elsif cntr(cntr'HIGH)='1' then state:=RON; end if;
                when RON => RUN<='1';
            end case;
            end if; -- if (CLRN='0' or STOP='1')
            if isTiming then cntr:=cntr+1; else cntr:=(others=>'0'); end if;
        end if; -- if rising_edge(CLK) then
    end process; end architecture;
```




ifsm:compiler's signal







Simulation: variable cntr: unsigned(4 downto 0):=(others=>'0');



# A more complex example - signal generator




# Designing the counter as an automaton ?

- It is a possible solution, but an unnecessarily complicated one.
- It is easier to describe the counter using an adder, either +1 or -1.
- If we use up and down counting at the same time, then the smallest number of LEs comes out when switching the multiplexer between the +1 and -1 adder output.
- The +1 and -1 adder has a simple structure, Quartus minimizes two of these better than one full adder with switched +1 / -1 input.



# Step 1: Counter up/down 1/4



# Step 1: Counter up/down 2/4

```
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity CounterUpDown is
port(CLK, CDOWN : in std_logic;Q : out std_logic_vector(2 downto 0));
end entity;
architecture rtl of CounterUpDown is
begin
icount: process(CLK)
variable cntr : integer range 0 to 7:=0;
begin
-- next page
end process;
end architecture;
```

## Step 1: Counter up/down 3/4

```
icount: process(CLK)
```

```
variable cntr : integer range 0 to 7:=0; -- range important
```

```
begin
```

```
if rising_edge(CLK) then
```

```
    if CDOWN='1' then
```

```
        if cntr/=0 then cntr:=cntr-1; end if;
```

```
    else
```

```
        if cntr/=7 then cntr:= cntr+1; end if;
```


```
    end if;
```

```
end if;
```


```
Q<=std_logic_vector(to_unsigned(cntr, Q'LENGTH));
```

```
end process;
```

# Counter up/down 4/4



**Easy modification to a triangular signal generator**



## δ - CounterUpDown

```
if CDOWN='1' then  
    if cntr/=0 then cntr:=cntr-1; end if;  
else  
    if cntr/=7 then cntr:= cntr+1; end if;  
end if;
```



*CDOWN is an input signal*

## δ - TriangleCounter


*cdown is a variable*

```
if cdown then if cntr=0 then cdown:=false; end if;  
else if cntr=7 then cdown:=true; end if;  
end if;  
if cdown then cntr:=cntr-1; else cntr:=cntr+1; end if;
```


# Complex triangular signal counter



# Inappropriate direct up and down counter control



```
library ieee;use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;  
entity TriangleCounter is  
port  
( CLK : in std_logic;  
  Q : out std_logic_vector(2 downto 0));  
end entity;
```



architecture rtl2wrong of TriangleCounter is  
begin

icntr\_fsm: process(CLK) -- explosive increasing of LE consumption with states

variable cntr : integer range 0 to 7:=0;

type state\_t is (stateUp, stateDown, stateUp1, stateDown1);

variable state: state\_t:=stateUp;

variable cdown : boolean:=FALSE;

begin if rising\_edge(CLK) then

case state is -- delta and omega function of FSM

when stateUp => cdown:=FALSE;

when stateDown => cdown:=TRUE;

when stateUp1 => cdown:=FALSE;

when stateDown1 => cdown:=TRUE;

end case;

*if cntr=7 then state:=stateDown; end if;*

*if cntr=0 then state:=stateUp1; end if;*

*if cntr=5 then state:=stateDown1; end if;*

*if cntr=2 then state:=stateUp; end if;*

if cdown then cntr:=cntr-1; else cntr:=cntr+1; end if;

end if;


Q<=std\_logic\_vector(to\_unsigned(cntr, Q'LENGTH));

end process;

end architecture;




# Each additional condition adds LEs



*Transitions between states  
add more comparators.  
Complexity increases fourfold  
with the number of states.*

Again, we'd promote the FSM to a  
boss who only manages others.



# How do we create a great FSM?

---

- We divide the circuit into two processes connected by signals.
  - The main (boss) FSM only sends the commands.
  - The counter only informs that the count is done, in this case, achieving equality with the specified value.
  - We will use a two-phase clock, which avoids entering future values into the conditions:
    - the counter will work on the descending edge
    - the boss's FSM on the waterfront.
-

# TriangleCounter V3 - 1/3 counter



```
architecture rtl3 of TriangleCounter is
signal cmp_s : integer range 0 to 7:=0;
signal cmpEQ, cdown_s : boolean:=FALSE; -- connection to FSM
begin
icntr : process(CLK, cmp_s) -- stand alone counter
variable cntr : integer range 0 to 7:=0;
begin
if falling_edge(CLK) then
    if cdown_s then cntr:=cntr-1; else cntr:=cntr+1; end if;
end if;
Q<=std_logic_vector(to_unsigned(cntr, Q'LENGTH));
cmpEQ <= (cntr=cmp_s);
end process;
```

# TriangleCounter V3 - FSM 2/3

```
ifsm : process(CLK)
  type state_t is (stateUp, stateDown, stateUp1, stateDown1);
  variable state: state_t:=stateUp;
begin if rising_edge(CLK) then
  if cmpEQ then -- delta function of FSM
    case state is
      when stateUp => state:=stateDown;
      when stateDown => state:=stateUp1;
      when stateUp1 => state:=stateDown1;
      when stateDown1 => state:=stateUp;
    end case;
    end if;
  end if; -- rising_edge
  case state is -- omega function of FSM
    when stateUp => cdown_s<=FALSE; cmp_s<=7;
    when stateDown => cdown_s<=TRUE; cmp_s<=0;
    when stateUp1 => cdown_s<=FALSE; cmp_s<=5;
    when stateDown1 => cdown_s<=TRUE; cmp_s<=2;
  end case;
end process; end architecture;
```

# TriangleCounter V3 3/3 - Quartus RTL Viewer

Source State	Destination State	Condition
1 stateDown	stateDown	(!Equal0)
2 stateDown	stateUp1	(Equal0)
3 stateDown1	stateUp	(Equal0)
4 stateDown1	stateDown1	(!Equal0)
5 stateUp	stateUp	(!Equal0)
6 stateUp	stateDown	(Equal0)
7 stateUp1	stateDown1	(Equal0)
8 stateUp1	stateUp1	(!Equal0)



Complexity is now 8 LE,  
2 times the number of states → 2 times the complexity.

```
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity tb_TriangleCounter is
end entity;

architecture rtl of tb_TriangleCounter is
-- definitions
    signal CLK : std_logic:='0';
    signal STOP : boolean := FALSE;
    signal Q1, Q2, Q3: std_logic_vector(2 downto 0);
    component TriangleCounter
        port(CLK : in std_logic; Q : out std_logic_vector(2 downto 0));
    end component TriangleCounter;
begin -- architecture

end architecture;
```

```
begin -- architecture
```

```
    CLK<= not CLK after 10 ns;
```

```
    STOP<= FALSE, TRUE after 1 us;
```

```
-- the insertion of the instance map with selection of architecture
```

```
    itriangle1 : entity work.TriangleCounter(rtl1) port map(CLK, Q1);
```


```
    itriangle2 : entity work.TriangleCounter(rtl2) port map(CLK, Q2);
```

```
    itriangle3 : entity work.TriangleCounter(rtl3) port map(CLK, Q3);
```

```
    assert not STOP report "Done OK" severity failure;
```

```
end architecture;
```

# Testbench 3/3




# State attributes 1/2


```
library ieee; use ieee.std_logic_1164.all;use ieee.numeric_std.all;
entity AttrOfStateType is port ( CLK : in std_logic; ixR,valR,predR,succR,leftR,rightR:out unsigned(2 downto 0));
end;
architecture rtl of AttrOfStateType is
begin
process(CLK)
type state_t is (s0, s1, s2, s3, s4);
variable state: state_t:=s0;
function State2uint(st:state_t) return unsigned is
begin return to_unsigned(state_t'POS(st),3); -- order number of state
end function;
variable ix:unsigned(ixR'RANGE);
begin
if rising_edge(CLK) then
    ix:=State2uint(state); ixR<=ix; -- the order number
    valR<=State2uint(state_t'VAL(to_integer(ix))); -- state from the order
    predR<=State2uint(state_t'PRED(state)); -- the previous state
    state:=state_t'SUCC(state); succR<=State2uint(state); -- next state
end if;
leftR<=State2uint(state_t'LEFT); -- leftmost state in the definition
rightR<=State2uint(state_t'RIGHT); -- rightmost state in the definition
end process; end architecture;
```

# State attributes 2/2

```
type state_t is (s0, s1, s2, s3, s4);
```



```
if rising_edge(CLK) then
    ix:=State2uint(state); ixR<=ix; -- the order number state_t'POS(state)
    valR<=State2uint(state_t'VAL(to_integer(ix))); -- state from the order
    predR<=State2uint(state_t'PRED(state)); -- the previous state
    state:=state_t'SUCC(state); succR<=State2uint(state); -- the next state
end if;
leftR<=State2uint(state_t'LEFT); -- the leftmost state in the definition
rightR<=State2uint(state_t'RIGHT); -- the rightmost state in the definition
```



---

# **Homework**

for the next lecture

# What does the FSM do?

```
library ieee; use ieee.std_logic_1164.all;use ieee.numeric_std.all;
entity DetectorABC is port ( CLK, swa, swb, swc, ACLRN : in std_logic; ixDebug: out unsigned(2 downto 0); q : out std_logic);
end;
architecture rtl of DetectorABC is
begin
process (CLK, ACLRN) -- state register
type state_t is (s0, s1, s2, s3, s4);
variable state: state_t:=s0;
variable x : integer range 0 to 7;
function GoS0(stnow:state_t; x, cmp:integer) return state_t is
begin if x=cmp then return stnow; else return s0; end if;
end function;
begin
if ACLRN='0' then state:=s0;
elsif rising_edge(CLK) then
x:=to_integer(unsigned(std_logic_vector'(swc&swb&swa)));
if x=0 then state:= s1;
else case state is
when s1 => if x=1 then state:=s2; else state:=s0; end if;
when s2 => if x=3 then state:=s3; else state:=GoS0(state, x, 1); end if;
when s3 => if x=7 then state:=s4; else state:=GoS0(state, x, 3); end if;
when s4 => state:=GoS0(state, x, 7);
when others =>
end case;
end if;
end if;
if state=s4 then q<='1'; else q<='0'; end if;
ixDebug <= to_unsigned(state_t'POS(state),ixDebug'LENGTH); -- t'POS(state) returns integer order number of state
end process; end architecture;
```

*Instructions: the RTL scheme is clear this time, it is an FSM, so make a transition table or diagram of it.*