



MU2400

2.4GHZ Low Data Rate RF Transceiver

Application Note

Version 1.2.2

April, 2009

MuChip Corp.Ltd

Outline

- 1. Module Description**
- 2. Description of Operation Mode**
- 3. State Machine of Operation Mode**
- 4. System Flowchart**
- 5. Star Network**
- 6. Frame-Structure**
- 7. Operation Timing Diagram**
- 8. SPI Interface Timing Diagram**
- 9. SPI Programmable Function Description**
- 10. Serial Register Format of Power ON Initialization**

1. Module Description

Circuit Diagram and PCB Layout




Figure 1: Schematics of the MU2400 Reference Design





Figure 2: MU2400 Module PCB Board

Pin Assignment for Connector



Pin Number	Signal Name
1	GND
2	NC
3	DR
4	XTAL_IN
5	NC
6	NC
7	CSN
8	MOSI
9	SCK
10	CE
11	MISO
12	NC
13	VCC
14	GND

Table 1: MU2400 Module Pin Out





Figure 3: MU2400 Module PCB Board

Pin Assignment for Connector




Pin Number	Signal Name
1	GND
2	DR
3	XTAL_IN
4	CSN
5	MOSI
6	SCK
7	CE
8	MISO
9	VCC


Table 2: MU2400 Module Pin Out

PCB Layout Consideration

1. Standard FR4 material is used in a two-layer PCB
2. Resistor for pin 10 and pin11 must close with pin.
3. Pin6 connects to L4 with the shortest distance. L2 places close to pin3.
4. In order to secure isolation between pin3 and pin6, short pin5 and pin6 to ground.
5. RF IO's trace must use 50 ohm transmission line.
6. The trace doesn't pass through below RF_IO's path.




(a)




(b)

Figure 4: MU2400 Module PCB Layout
(a) Top Layer (b) Bottom Layer



(a)



(b)

Figure 5: MU2400 Module PCB Layout

(a) Top Layer (b) Bottom Layer

COMPONENT LIST

QTY	Vendor	Part Value	Part Reference	P/N	Size
1	MuChip	MU2400	U1		QFN4X4-24
Surface mount capacitors					
4	TDK	1uF	C2,C6,C7,C9	C1005X5R0J105KT	0402
1	TDK	7pF	C3	C1005C0G1H070CT	0402
2	TDK	27pF	C10,C11	C1005C0G1H270JT	0402
1	TDK	5pF	C8	C1005C0G1H050CT	0402
1	TDK	4pF	C18	C1005C0G1H040CT	0402
1	TDK	33nF	C1	C1005X7R1H333KT	0402
1	TDK	1pF	C17	C1005C0G1H010CT	0402
Surface mount resistors					
1	SYNTON	62KΩ	R1	RC0402J623	0402
1	SYNTON	1MΩ	R2	RC0402J105	0402
Surface mount inductors					
1	TDK	5.6nH	L2	MLK1005S4N7ST	0402
1	TDK	4.7nH	L4	MLK1005S5N6ST	0402
Crystal					
1	NSK	12MHz	Y1	NXS HC-49/U-S	49/U-S

Table 3: MU2400 Component List

2. Description of Operation Mode

Operation Mode	0x40	0x41	0x00			0x01	CE	CSn	MOSI	MISO	IRQ
	[1:0]	[7:0]	[7]	[6]	[0]	[3:1]	(pin)	(pin)	(pin)	(pin)	(pin)
Power Down	x	x	x	x	1	x	0	x	SPI _{in}	SPI _{out}	
Idle	x	x	0 ^{*a}	0	0	101	0	x	SPI _{in}	SPI _{out}	
Configuration	x	x	1	1	1	010	1	0	SPI _{in}	SPI _{out}	
Standby I	00	x	0	1	1	110	1	1	FIFO _{in}	SPI _{out}	IRQ _{out}
TX Buffered	10	0x80	1	1	1	010	1	1	FIFO _{in}	SPI _{out}	IRQ _{out}
Standby II	10	0x80	1	1	1	010	1	1	FIFO _{in}	SPI _{out}	IRQ _{out}
TX Direct	10	0x80	1	0	1	010	1	1	SPI _{in}	SPI _{out}	Data _{in}
RX Buffered	01	0x81	1	1	1	010	1	1	SPI _{in}	FIFO _{out}	IRQ _{out}
RX Direct	01	0x81	1	0	1	010	1	1	SPI _{in}	SPI _{out}	Data _{out}

Table 4: MU2400 Operation Mode

*a: When using external xtal with internal oscillator, (i.e. R00[2]=1), MCU write 0. When using external clock from MCU, (i.e. R00[2]=0), register R00[7] don't care..

For detail register setting, refer to the state machine of operation modes. Please follow the register sequence order showed from up to down when you write the register setting. The symbol “x” means that don't write the registers when you change the operation mode.

Configuration

When CSn=0 and CE = 1, the SPI interface may be activated to program the SPI register value. For the detail timing diagram, you can refer to the Figure 17 ~ Figure 19.

Power Down Mode

When the pin CE sets to 0 and 0x00[0] sets to 1, the MU2400 is disabled with the minimal current consumption. When entering the power down mode, MU2400 is not active including voltage regulators and crystal block, and the values of all registers are clear.

Idle

Idle mode is used to minimize average current consumption while maintaining short start up times. In this mode, the contents of all registers are maintained by internal power supply voltage. It will reduce the register

initialization time on the next start up time from idle mode into buffer mode. MU2400 is not active including voltage regulators and crystal block.

Standby I

For RX or TX device, all the RF blocks and mini Mac baseband system clock will be turned off to save average current consumption. In this mode, only voltage regulators, crystal oscillator and clock buffers are active to speed up the start-up time. The configuration word content is maintained during standby I mode.

TX Buffered Mode (BUF)

As a transmitter with the function of FIFO and packet handling

Standby II

When TX FIFO is empty in TX buffer mode, the TX device would stay in the standby II mode. In this mode, the regulators, crystal oscillator, clock buffers and mini Mac baseband system clock are activated. No any start-up time is need.

TX Direct Mode (DR)

As a transmitter without the function of the FIFO and packet handling

RX Buffered Mode (BUF)

As a receiver with the function of FIFO and packet handling

RX Direct Mode (DR)

As a receiver without the function of the FIFO and packet handling

3. State Machine of Operation Mode

The Figure is the state machine of operation modes. The MCU can follow the register sequence to write SPI registers into the desired operation mode through digital SPI interface.




Figure 6: MU2400 state machine diagram

4. System Flowchart

- Tx operation




Figure 7: Operation flowchart of Tx

If there is a packet present in Tx FIFO, the MU2400 enters Tx Buffer mode and transmits the packet. If Auto ACK is enabled, the MU2400 enters Rx mode to receive an ACK packet.

If the ACK packet is not received before timeout occurs, the MU2400 returns to Tx standby II mode. It stay in Tx standby II mode until the Backoff Time(0x58[7:0]) has elapsed. If number of retransmits has not reached the ETRYCNT(0x47[7:4]), the MU2400 start to transmit the last packet once more. When number of retransmits reach the maximum number, the MU2400 assert DR(IRQ) and automatically add one to packet loss count(0x4F[7:3]) . MU2400 return to standby II mode wait for next new packet input.

- Rx operation




Figure 8: Operation flowchart of Rx

If a packet is received from transmitter, the MU2400 assert DR(IRQ) and put receive packet in Rx FIFO. If Auto ACK is enabled, the MU2400 enters Tx mode to transmit an ACK packet. After ACK packet is transmitted, the MU2400 return to Rx mode. When the FIFO is full, number of payload equal to PKTCNT, all the RF circuits will turn off automatically to save power consumption. RF circuits will turn on when the FIFO is not full.

● RSSI operation in Rx




Figure 9: RSSI operation timing diagram in Rx

In Rx device, pin 17, sets as IRQ_RSSI, is high to indicate that it is available for the MCU to read the RSSI registers, R0x4B[5:0] through the SPI interface. RSSI values are only valid during receiving signal.

- **Xtal Frequency Offset Calibration**

If the MU2400 uses the external Xtal with internal oscillator to create the system clock, the MU2400 provide the auto frequency tuning engine to fine the Xtal frequency.

Calibration Flow

1. Start

2. Set registers into Direct Mode


3. For Rx device, write R0x0C[4]=1 to start frequency calibration. For Tx device, it outputs a single carrier as reference frequency for Rx device

4. Waiting 3 msec for the timing of frequency calibration (TBD)

5. For Rx device, write R0x0c[4]=0 to finish the calibration flow

6. End

7. Recover to the normal operation mode



Xtal Frequency Offset Calibration Timing Diagram




Figure 10: Xtal Frequency Offset Calibration Timing Diagram

Note: When the devices go into POWER DOWN mode, all the calibration result will be refreshed

MU2400/MU2401 sharing crystal with a MCU

When using a MCU to drive the crystal reference pin XC2 of the MU2400 transceiver, some rules must be followed. First, the register R0x00[2] is set to Low. When MCU drives the MU2400 clock input pin, XC2, the requirement of load capacitance C_L is set by the MCU only. The frequency accuracy of $\pm 60\text{ppm}$ is still required to get a functional radio link. The input signal should not have amplitudes exceeding any rail voltage, but any DC voltage within this is OK. To achieve low current consumption and also good SNR ratio when using an external clock from MCU, it is recommended to use an input signal larger than $0.4 V_{\text{peak}}$. When clocked externally, XC2 is the input pin, and XC1 is not used. XC1 can be left as an open pin.

5. Star Network

An MU2400 configured as primary RX will be able to receive data through 6 different data pipes. A data pipe will have a unique address but share the same frequency channel. This means that up to 6 different MU2400 configured as primary TX can communicate with one MU2400 configured as RX, and the MU2400 configured as RX will be able to distinguish between them. Only one data pipe can receive a packet at a time.




Figure 11: MU2400 in a star network Configuration

The following settings are common to all data pipes:

- ◆ Auto ACK enable
- ◆ STARTNET enable
- ◆ CRC encoding scheme
- ◆ Tx / Rx Address width
- ◆ Frequency channel
- ◆ Air data pipe
- ◆ RF data rate

The data pipes are enabled with the bits in the 0x41[5:0] register.

Each data pipe address is configured in the RXADR0 ~ RXADR5. Each data pipe can have up to 2 byte configurable address. Data pipe 0 has a unique 2 byte address. Data pipe 1~5 shares the 8 most significant address bits. Figure 5. is an example of how data pipes 0~5 are addressed.

	When ADRBC = 2	
	Byte 1	Byte 0
Data Pipe 0 (RXADR0[15:0] = 0x51[7:0],0x50[7:0])	0x55	0x38
Data Pipe 1 (RXADR1[15:0] = 0x53[7:0],0x52[7:0])	0xA8	0xE1
Data Pipe 2 (RXADR2[15:0] = 0x53[7:0],0x54[7:0])	0xA8	0xE2
Data Pipe 3 (RXADR3[15:0] = 0x53[7:0],0x55[7:0])	0xA8	0xE3
Data Pipe 4 (RXADR4[15:0] = 0x53[7:0],0x56[7:0])	0xA8	0xE4
Data Pipe 5 (RXADR5[15:0] = 0x53[7:0],0x57[7:0])	0xA8	0xE5

Figure 12: Addressing Data Pipes 0~5

The Rx receives packet from more than one Tx. To ensure that the ACK packet from the Rx is transmitted to the correct Tx, the Rx takes the data pipe address where it received the packet and use it as the Tx address when transmitting the ACK packet. On the Tx device, the TXADR must be same as the RXADR0. On the Rx device, the RXADR0~RXADR5, defined as the data pipe address, must be unique. Figure 6. is an example of data pipe addressing for the Tx and Rx.




Figure 13: Example of data pipe addressing

6. Frame Structure

Data Frame-structure

sync	SOF	address	PID	payload	CRC
------	-----	---------	-----	---------	-----

ACK Frame-structure

sync	SOF	address	PID	CRC
------	-----	---------	-----	-----

Table 5: Frame Structure

- **Sync:** 4-12 bytes (Default 4 bytes)
- **SOF:** Start of Frame (1byte)
- **Address:** Programmable byte length (1-2 Byte)
- **PID:** 1 byte

When STARNET 0x40[7] is enabled, PID is adding to frame structure.

When STARNET 0x40[7] is disabled, PID is removing from frame structure.

Example:

If STARNET 0x40[7] is enabled and set payload length 4 bytes (PKTLEN 0x44[6:0] = 4),

→ PID= 1 byte, the available payload = 3 bytes

If STARNET 0x40[7] is disabled and set payload length 4 bytes (PKTLEN 0x44[6:0] = 4),

→ PID= 0 byte, the available payload = 4 bytes

- [7]: Packet type, auto generate by HW
 - ◆ 1'b0 : Data packet (needs ACK or not)
 - ◆ 1'b1: ACK packet
- [6:4]: 000~101 Pipe data number, auto generate by HW
- [3:0]: Packet sequence number, It is used by the Rx device to determine if a packet is new or retransmitted. It defined by user.

- **Payload:** Programmable byte length (1-64 Byte)
- **CRC:** Programmable length(0,1,2,4 Byte)

7. Operation Timing Diagram

Tx/Rx Link Operation Timing Diagram without Auto-ACK in Buffer Mode




Figure 14: Tx/Rx Link Operation Timing Diagram without Auto-ACK in Buffer Mode

Condition: Disable Auto ACK 0x40[3:2] = 00

PKTCNT 0x45[7:4] = 0001

Enable RXEN0 0x41[5:0] = 000001

The PTx DR is asserted after the packet is transmitted by the PTX.

The PRx DR is asserted after the packet is received by the PRX.


Tx/Rx Link Operation Timing Diagram with Auto ACK in Buffer Mode

Figure 15: Tx/Rx Link Operation Timing Diagram with Auto-ACK in Buffer Mode

Condition: Enable Auto ACK 0x40[3:2] = 11

PKTCNT 0x45[7:4] = 0001

Enable RXEN0 0x41[5:0] = 000001

When the transmission ends the PTX device automatically switches to Rx mode to wait for the ACK packet from the PRX device. After the PTX device receives the ACK packet it responds with an interrupt to MCU. When the PRX device receives the packet it responds with an interrupt to MCU.

Tx/Rx Link Operation Timing Diagram with Auto ACK in Buffer Mode

ACK Lost Condition: PTx transmits Data → PTx doesn't receive ACK → Retransmit Data (Retransmit time=1) → PTx doesn't receive ACK again → Packet Loss Count + 1




Figure 17: ACK Lost Condition for Tx/Rx Link with Auto-ACK in Buffer Mode

Condition: Enable Auto ACK 0x40[3:2] = 11
PKTCNT 0x45[7:4] = 0001
Enable RXEN0 0x41[5:0] = 000001
RETRYCNT 0x47[7:4] = 0001

If the PTX retransmit counter exceeds the RETRYCNT 0x47[7:4], the PTX DR is asserted and automatically add one to packet loss count (0x4F[7:3]). The payload in PTX FIFO is removed.

Tx/Rx Link Operation Timing Diagram in Direct Mode




Figure 18: Tx/Rx Link Operation Timing Diagram in Direct Mode

Condition: Set 0x00[6] = 0, 0x00[1] = 1

Set 0x00[4:3] = 10 for Rx device

Set 0x00[4:3] = 01 for Tx device

When RF blocks are active in Tx device, we need to write dummy sync from pin of DR. It can reduce the Rx receiving settling time. The figure shows the timing diagram from direct mode into idle mode, then into direct mode again.

Tx/Rx Switching Operation Timing Diagram in Direct Mode




Figure 19: Tx/Rx Switching Operation Timing Diagram in Direct Mode

Condition: Set 0x00[6] = 0, 0x00[1] = 1

Set 0x00[4:3] = 10 for Rx device

Set 0x00[4:3] = 01 for Tx device

When RF blocks are active in Tx device, we need to write dummy sync from pin of DR. It can reduce the Rx receiving settling time. The figure shows the timing diagram for Rx/Tx switching operation. If the devices change from Tx(Rx) into Rx(Tx) directly, the devices don't go into standby mode. Besides, the PLL block only takes the time T5 not T3 for PLL settling time.

Time Formula Description:

Payload Length: **n**

Data rate: **rate**

Sync 0x43 [4:0]: **s**

Address 0x42[7:6]: **a**

SCK Frequency: **SCK**

CRC Check 0x43 [6:5]: **r**

SOF: 1 byte

PID: When STARNET 0x40[7] =1, PID = 1 byte, else PID=0

Slot time 0x47 [3:0]: **SLT**

ACKTOSLOT 0x49 [7:0]: **ATS**

BACKOFFWIN 0x58 [7:0]: **BFW**

Formula Description
<ul style="list-style-type: none"> T1 must be over 0.8ms for Xtal and regulator settling when using external Xtal with internal oscillator. Only 200us is needed for regulator settling when system reference clock is shared with MCU
Burst Mode : $T2 = (n+1) * 8 / SCK$ Non-Burst Mode : $T2 = (2*n) * 8 / SCK$
$T3 = 120us$
$T4 = (s+SOF+a+n+r)*8/rate$
$T5 = 60us$
$T6 = (s+SOF+PID+a+r)*8/rate$
$T7 = ATS*SLT*10us$
$T8 = BFW*SLT*10us$
$T9 = 10us$

Table 6: Delay Times Information

T1: Initiation setting time

T2: TX: Write data to FIFO; RX: Read data from FIFO

T3: RF delay time for transmit data. (Waiting for PLL settling)

T4: Packet Input Data Transmission Time

T5: RF delay for transmit ACK data. (Waiting for PLL settling)

T6: ACK packet Data Transmission Time

T7: ACK waiting time, must be larger then T5+T6, programmable from 10us to 32ms.

T8: Retransmit waiting time, programmable from 0 to 32ms

T9: Packet Handling Time


8. SPI Interface Timing Diagram

A. SPI interface Read / Write for Register

When A7 = 1, MCU read value from MU2400 register.

When A7 = 0, MCU write value to MU2400 register.

SPI Read A7=1



SPI Write A7=0





Figure 20: SPI Read/Write Register Timing Diagram

B. SPI interface Read / Write for Buffer mode

- ✓ When 0x40[6] = 1, SPI interface switch to Burst mode.
- ✓ Address = 0x7F for FIFO address

Burst Mode:

Buffer Read A7=1 (PKTCNT=1)



Buffer Write A7=0 (PKTCNT=1)





Figure 21: SPI interface switch to Burst mode when 0x40[6]=1

- ✓ When 0x40[6] = 0, SPI interface switch to Non-Burst mode.
- ✓ Address = 0x7F for FIFO address

Non-Burst Mode:

Buffer Read A7=1 (PKTCNT=1)



Buffer Write A7=0 (PKTCNT=1)




Figure 22: SPI interface switch to Non-Burst mode when 0x40[6]=0

9. SPI Programmable Function Description

1. Data Rate & Crystal Frequency Register Setting

Data Rate	XO Freq.	R00	R01	R29	R03					R0A	R4E	R42	R46	R2D	R29	R2E	R2D	R26	R0C	R4A	
(Mbps)	(MHz)	5	0	5	5	4	3	2	1	0	5	[7:0]	[5:0]	[5:3]	[2:0]	[3:2]	0	5	3	5	[7:0]
1.6	12	1	0	1	0	0	0	1	1	0	1	10	01111	110	100	10	0	1	0	0	00100111
1	12	1	0	1	0	0	0	1	1	0	0	10	11000	001	010	10	1	0	1	1	00111111
1.6	16	1	1	x	0	0	1	0	0	0	1	01	1010	110	100	10	0	1	0	0	00100111
1	16	1	1	x	0	0	1	0	0	0	0	01	10000	001	010	10	1	0	1	1	00111111
1.6	24	0	1	1	0	0	1	1	0	0	1	10	01111	110	100	10	0	1	0	0	00100111
1	24	0	1	1	0	0	1	1	0	0	0	10	11000	001	010	10	1	0	1	1	00111111

Table 7: Data Rate & Crystal Frequency Register Setting Table

According to the date rate and crystal frequency, find out the corresponding register values before write registers. When write the initial register values, set the relative register values.

2. Operation Mode Register Setting in Direct Mode

Operation Mode	R00	R00	R01	R44	R43	R00					R40		R41	R7F
	7	5	[3:1]	[6:0]	[4:0]	6	4	3	1	0	1	0	[7:0]	[7:0]
Tx Device in Direct Mode	1	1 ^b	010	0x01	0x00	0	0	1	1	1	1	0	0x80	0x00
Rx Device in Direct Mode	1	1 ^b	010	0x08	0x04	0	1	0	1	1	0	1	0x81	x

Table 8: Operation Mode Register Setting Table

*b: the register value of R00[5] is selected by the Table 7. It's determined by Xtal frequency.

Write Register Sequence from R00 → R00 → R01 → R44 → R43 → R00 → R40 → R41 → R7F into direct mode

4. Tx Output Power Control

Tx Output Power	R0F	R2A	R2B
	[4:1]	[7:0]	[3:0]
0dBm	1100	01000100	0101
-6dBm	0001	11000101	0010

Table 9: Tx Output Power Control Table

Write Register Sequence from R0F → R2A → R2B to change the Tx output power

5. Channel Change in Buffer Mode:

- Write 0x02[6:0] as the table listed below

CH No.	0x02[6:0]
0	0x00
1	0x01
2	0x02
⋮	⋮
62	0x3E
63	0x3F
⋮	⋮
81	0x51
82	0x52
83	0x53

Table 10: Channel Change Control Table

6. Frequency Deviation Control:

0x0a[3:0]	Frequency Deviation (kHz)
0 0 1 1	200
0 1 1 1	400
1 1 0 1	500

Table 11: Frequency Deviation Setting

7. Battery Detection Level Setting

Threshold Voltage		
0x29[1:0]	0x26[7]=0	0x26[7]=1
00	1.9	1.7
01	2.0	1.8
10	2.1	1.9
11	2.2	2.0

Table 12: Battery Detection Level Setting

Write Register Sequence from R0E[7]=0 → R29 → R26 → R0E[7]=1 to change the battery detection level

10. Serial Register Format of Power ON Initialization

Follow the serial register addresses showed below to initialize the MU2400 RF transceiver. The register address 0x40[7:0] and 0x41[7:0] are used to set the device into Tx or Rx mode.

The values showed in table is for the condition listed below:

- Data Rate = 1Mbps
- Xtal Frequency = 12MHz
- Tx/Rx Buffer Mode
- Package Length = 8 bytes
- Syn. Length = 12 bytes
- Enable Auto ACK Function
- Disable Star Network

Register Address	Initialization Register		Description
	Tx	Rx	
0x4E	0x02		Value reference to Table1
0x4D	0x01		
0x42	0x98		Value reference to Table1
0x43	0xC4		
0x44	0x08		
0x45	0x10		
0x46	0x09		
0x47	0x11		
0x48	0x01		
0x49	0x8A		
0x4A	0x27		Value reference to Table1
0x4B	0x00		
0x4C	0x06		
0x50	0x00		
0x51	0x11		
0x52	0x22		
0x53	0x33		
0x54	0x44		
0x55	0x55		

0x56	0x66	
0x57	0x77	
0x58	0x08	
0x00	0xE5	Value reference to Table1
0x01	0x84	Value reference to Table1
0x02	0x00	
0x03	0xC6	Value reference to Table1
0x04	0x00	
0x05	0x40	
0x06	0x5D	
0x07	0x38	
0x08	0x40	
0x09	0x18	
0x0A	0x47	Value reference to Table1
0x0B	0x0B	
0x0C	0xE0	Value reference to Table1
0x0D	0x4F	
0x0E	0x11	
0x0F	0x18	
0x20	0xAD	
0x21	0x64	
0x22	0x00	
0x23	0xC3	
0x24	0xBD	
0x25	0xA2	
0x26	0x1A	Value reference to Table1
0x27	0x09	
0x28	0x00	
0x29	0xB8	Value reference to Table1
0x2A	0x33	
0x2B	0x05	
0x2C	0x92	
0x2D	0x1A	Value reference to Table1
0x2E	0x03	Value reference to Table1
0x2F	0x64	

0x30	0xC0	
0x31	0x00	
0x32	0x40	
0x33	0x1B	
0x00	0xA7	
0x32	0x4A	
0x00	0xE5	Value reference to Table1
0x0E	0x91	

Note: *The register setting will be updated after fine tune.*