同济大学计算机系

数字逻辑课程实验报告



学 号_		2252941	
姓	名 _	杨瑞灵	
专	业 _	计算机科学与技术	
· 授课老师		张冬冬	

一、实验内容

在本次实验中,我们将练习使用 Verilog HDL 语言,并采用三种不同的描述方式设 计基本门电路,实现数据扩展。

6.1_1---6.1_3: 基本门电路实验

- a) 结构型描述
- b) 数据流型描述
- c) 行为描述

6.1_4: 三态门实验 6.1_5: 数据扩展实验


二、硬件逻辑图


(实验步骤中要求用 logisim 画图的实验,在该部分给出 logisim 原理图,否则该部分在实验报告中不用写)

三、模块建模

(该部分要求对实验中建模的所有模块进行功能描述,并列出各模块建模的 verilog 代码)

6.1_1----6.1_3





四、测试模块建模

```
(要求列写各建模模块的 test bench 模块代码)
```

```
6.1_1---6.1_3
`timescale 1ns / 1ns
module logic_gates_tb();
    reg iA;
    reg iB;
    wire oAnd;
    wire oOr;
    wire oNot;
    initial
    begin
       iA=0;
       # 40 iA=1;
       # 40 iA=0;
       # 40 iA=1;
       # 40 iA=0;
    end
```


```
begin
       iB=0;
       # 40 iB=0;
       # 40 iB=1;
       # 40 iB=1;
       # 40 iB=0;
    end
    logic_gates_1
    logic_gates_inst(
         .iA(iA),
         .iB(iB),
         .oAnd(oAnd),
         .oOr(oOr),
         .oNot(oNot)
         );
Endmodule
6.1_4
`timescale 1ns / 1ps
module three_state_gates_tb;
 reg iA;
 reg iEna;
 wire oTriState;
three_state_gates uut (
.iA(iA),
.iEna(iEna),
.oTri(oTriState)
);
initial
begin
iA = 0;
#40 iA = 1;
 #40 iA = 0;
 #40 iA = 1;
end
initial
begin
 iEna = 1;
 #20 iEna = 0;
 #40 iEna= 1;
 #20 iEna = 0;
end
endmodule
```


initial


```
6.1_5
`timescale 1ns / 1ps
module extend_tb;
reg [15:0] a;
 reg sext;
wire [31:0] b;
// Instantiate the Unit Under Test (UUT)
extend uut (.a(a),.sext(sext),.b(b));
initial
begin
// Initialize Inputs
a = 0;
sext = 0;
// Wait 100 ns for global reset to finish
#100;
// Add stimulus here
sext = 1;
a = 16'h0000;
#100;
sext = 0;
a = 16'h8000;
#100;
sext = 1;
a = 16'h8000;
#100;
sext = 0;
a = 16'hffff;
#100;
sext = 1;
a = 16'hffff;
#100;
end
endmodule
```

五、实验结果


(该部分可截图说明,要求 logisim 逻辑验证图、modelsim 仿真波形图、以及下板后的实验结果贴图(实验步骤中没有下板要求的实验,不需要下板贴图)) 6.1_1













同上


6.1_3




同 1

6.1_4







6.1-5

