
Verifier speed-up: simulation vs symbolic verification
mean +/- std over 3 runs
9,914 +/- 2,181x faster
9,369 +/- 1,025x faster
420.4 +/- 13.9 s
0.04374 +/- 0.00928 s
19.4 +/- 0.592 s
0.002083 +/- 0.000189 s
Wall-clock time per run (s, log scale)
C^6X x4 oracle enumeration
30-block greedy decode
Full circuit simulation
Symbolic / reduced verifier
data: re-measured, 3 repeats