

Here are my commit history of the github repo:

The screenshot shows a GitHub commit history for a repository named 'USC_EE533_lab2'. The commits are listed in chronological order from top to bottom. Most commits are blue circular icons with white text, indicating they were made by the user who took the screenshot. One commit is highlighted with a yellow circle, specifically the one titled 'upload misc items'. The commits include various actions such as uploading reports, adding Verilog and schematic files, renaming output ports, adding async and sync adder modules, creating testbenches, organizing files, and performing cleanups. Some commits also mention comments or waveform captures. The commit history ends with a merge from the 'main' branch of the repository.

And the link to the public repo:

https://github.com/yuezhenglingluan/USC_EE533_lab2/


Part 1: The TA says on Piazza that we do not need to submit anything and the tutorial is a hands on for us to get comfortable with the tool:



Part 2:

A: 1-bit Adder:

Here is my schematic of my 1-bit adder:




Here is my testbench for the 1-bit adder:

```

Xilinx ISIM - C:\Documents and Settings\student\My Documents\8bit_adder\8bit_adder_tb.v [OneBitFullAdder_tb]
File Edit View Project Source Process Window Help
Sources for: Behavioral Simulation
Sources for: OneBitFullAdder_tb
  1 // Verilog Test Fixture Template
  2
  3 `timescale 1 ns / 1 ps
  4
  5 module OneBitFullAdder_tb;
  6   // Inputs
  7   reg A, B, C;
  8   // Outputs
  9   wire S, CO;
 10
 11   OneBitFullAdder uut (.A(A), .B(B), .C(C), .S(S), .CO(CO));
 12
 13 initial begin
 14   A = 0; B = 0; C = 0;
 15   #100 A = 1; B = 0; C = 0;
 16   #100 A = 0; B = 1; C = 0;
 17   #100 A = 1; B = 1; C = 0;
 18   #100 A = 0; B = 0; C = 1;
 19   #100 A = 1; B = 0; C = 1;
 20   #100 A = 0; B = 1; C = 1;
 21   #100 A = 1; B = 1; C = 1;
 22   #100 $finish;
 23 end
 24 endmodule


```

And here is the simulation waveform of the 1-bit adder:




B: 2-bit Adder:

I decided to add the DFF that I designed:



At the phase of designing and testing the 2-bit adder, so that I don't have to deal with the hassle of having to find place on the schematic for it to fit more than 20 DFF:




Here is the testbench I wrote to test the design:

```

// Verilog Test Fixture Template
`timescale 1 ns / 1 ps
module TwoBitFA_tb;
reg [10:0] A, B;
reg cik;
reg clk;
reg cout;
wire coutj;
TestbitFA test (.A(A), .B(B), .S($mem), .Cin(cin), .Cout(cout), .clk(clk));
initial clk = 1'b0;
always #50 clk = ~clk;
initial begin
    A = 2'b000; B = 2'b000; cin = 1'b0;
    #100 A = 2'b001; B = 2'b000; cin = 1'b0;
    #100 A = 2'b100; B = 2'b000; cin = 1'b0;
    #100 A = 2'b111; B = 2'b000; cin = 1'b0;
    #100 A = 2'b000; B = 2'b001; cin = 1'b0;
    #100 A = 2'b001; B = 2'b001; cin = 1'b0;
    #100 A = 2'b100; B = 2'b001; cin = 1'b0;
    #100 A = 2'b111; B = 2'b001; cin = 1'b0;
    #100 A = 2'b000; B = 2'b101; cin = 1'b0;
    #100 A = 2'b001; B = 2'b101; cin = 1'b0;
    #100 A = 2'b100; B = 2'b101; cin = 1'b0;
    #100 A = 2'b111; B = 2'b101; cin = 1'b0;
    #100 A = 2'b000; B = 2'b011; cin = 1'b0;
    #100 A = 2'b001; B = 2'b011; cin = 1'b0;
    #100 A = 2'b100; B = 2'b011; cin = 1'b0;
    #100 A = 2'b111; B = 2'b011; cin = 1'b0;
    #100 A = 2'b000; B = 2'b111; cin = 1'b0;
    #100 A = 2'b001; B = 2'b111; cin = 1'b0;
    #100 A = 2'b100; B = 2'b111; cin = 1'b0;
    #100 A = 2'b111; B = 2'b111; cin = 1'b0;
    #100 A = 2'b000; B = 2'b001; cin = 1'b1;
    #100 A = 2'b001; B = 2'b001; cin = 1'b1;
    #100 A = 2'b100; B = 2'b001; cin = 1'b1;
    #100 A = 2'b111; B = 2'b001; cin = 1'b1;
    #100 A = 2'b000; B = 2'b101; cin = 1'b1;
    #100 A = 2'b001; B = 2'b101; cin = 1'b1;
    #100 A = 2'b100; B = 2'b101; cin = 1'b1;
    #100 A = 2'b111; B = 2'b101; cin = 1'b1;
    #100 A = 2'b000; B = 2'b011; cin = 1'b1;
    #100 A = 2'b001; B = 2'b011; cin = 1'b1;
    #100 A = 2'b100; B = 2'b011; cin = 1'b1;
    #100 A = 2'b111; B = 2'b011; cin = 1'b1;
    #100 A = 2'b000; B = 2'b111; cin = 1'b1;
    #100 A = 2'b001; B = 2'b111; cin = 1'b1;
    #100 A = 2'b100; B = 2'b111; cin = 1'b1;
    #100 A = 2'b111; B = 2'b111; cin = 1'b1;
end
endmodule


```

and here is the waveform:




C: 8 bit adder:


Here is my schematic of the 8 bit adder:




The Top 2bit adder doesn't have DFF connected to the Cout output:



The middle 2 2bit adder doesn't have DFF implemented at all for carries:



The last 2bit adder doesn't have dff implemented at cin:




Here is the testbench I wrote for the adder:

```

1 // Verilog Test Fixture Template
2
3 timescale 1 ns / 1 ps
4
5 //include "TBEightBitA.RobitForCin.v"
6 //include "TBEightBitA.RobitForSum.v"
7 //include "TBEightBitA.RobitForCout.v"
8 // include "EightBitA.vd"
9 module TBEightBitA;
10   reg [7:0]A,B;
11   wire [7:0]Sum;
12   reg Cin;
13   wire Cout;
14
15
16
17   EightBitA uut (.A(A), .B(B), .S(Sum), .cin(Cin), .cout(Cout));
18
19   initial clk = 1'b0;
20   initial Cin = ~clk;
21
22   initial begin
23     A = 8'd0; B = 8'd0; Cin = 1'b0;
24     #100 A = 8'd01; B = 8'd00; Cin = 1'b0;
25     #100 A = 8'd01; B = 8'd01; Cin = 1'b0;
26     #100 A = 8'd01; B = 8'd04; Cin = 1'b0;
27     #100 A = 8'd04; B = 8'd04; Cin = 1'b0;
28     #100 A = 8'd07; B = 8'd07; Cin = 1'b0;
29     #100 A = 8'd05; B = 8'd10; Cin = 1'b0;
30     #100 A = 8'd15; B = 8'd01; Cin = 1'b0;
31     #100 A = 8'd15; B = 8'd05; Cin = 1'b0;
32     #100 A = 8'd15; B = 8'd10; Cin = 1'b0;
33     #100 A = 8'd12; B = 8'd12; Cin = 1'b0;
34
35     #100 A = 8'd00; B = 8'd00; Cin = 1'b1;
36     #100 A = 8'd01; B = 8'd01; Cin = 1'b1;
37     #100 A = 8'd01; B = 8'd02; Cin = 1'b1;
38     #100 A = 8'd02; B = 8'd02; Cin = 1'b1;
39     #100 A = 8'd05; B = 8'd06; Cin = 1'b1;
40     #100 A = 8'd07; B = 8'd08; Cin = 1'b1;
41     #100 A = 8'd10; B = 8'd11; Cin = 1'b1;
42     #100 A = 8'd15; B = 8'd12; Cin = 1'b1;
43     #100 A = 8'd11; B = 8'd15; Cin = 1'b1;
44     #100 A = 8'd12; B = 8'd12; Cin = 1'b1;
45     #100 A = 8'd12; B = 8'd16; Cin = 1'b1;
46     #100 A = 8'd17; B = 8'd12; Cin = 1'b1;
47
48     #500 $finish;
49   end
50   initial monitor($time,"tbEightBitA_tb",A,B,Sum,Cout,clk);
51 endmodule

```


Here is the simulation waveform of the 8 bit adder:




Part 3: ALU

A: 32bit Full Adder


Here is my schematic for the 32bit full adder:




Its created from the modified version of the 8 bit adder, that the first adder doesn't have DFF at Cout:




The second and third one doesn't have DFF at all on both Cin and Cout:




The last one doesn't have DFF on Cin:




Here is the testbench I designed for the 32 bit adder:




And here is the resulting waveforms:




B: I made some modifications by removing all the DFF in the 32bit adder after asking the TA about it and TA confirms that the ALU is asynchronous:




Here is the schematic of the asynchronous 2 bit adder:



Here is the schematic of the asynchronous 8 bit adder:




And the asynchronous 32 bit adder:



The 2 features that I chose to implement is bitwise AND & bitwise OR feature; so the feature of my ALU are:

1. Add
2. Subtract
3. Do logical shift left/right
4. Do bitwise AND
5. Do bitwise OR

Here is the schematic of my Basic ALU:



I implemented the Mux using Verilog because it would be easier to implement using just one case statement:

Xilinx ISE - C:\Documents and Settings\student\My Documents\8bit_address\8bit_address.ise : [FourToOneMax.v]

```

Sources for Implementation
  lbt.adder
    +cx37004ig64
      Basic_ALU(Basic_ALU.sch)
        +cx37004ig64
          +cx37004ig64
            +cx37004ig64
              +cx37004ig64
                +cx37004ig64
                  +cx37004ig64
                    +cx37004ig64
                      +cx37004ig64
                        +cx37004ig64
                          +cx37004ig64
                            +cx37004ig64
                              +cx37004ig64
                                +cx37004ig64
                                  +cx37004ig64
                                    +cx37004ig64
                                      +cx37004ig64
                                        +cx37004ig64
                                          +cx37004ig64
                                            +cx37004ig64
                                              +cx37004ig64
                                                +cx37004ig64
                                                  +cx37004ig64
                                                    +cx37004ig64
                                                      +cx37004ig64
                                                        +cx37004ig64
                                                          +cx37004ig64
                                                            +cx37004ig64
                                                              +cx37004ig64
                                                                +cx37004ig64
                                                                  +cx37004ig64
                                                                    +cx37004ig64
                                                                      +cx37004ig64
                                                                        +cx37004ig64
                                                                          +cx37004ig64
                                                                            +cx37004ig64
                                                                              +cx37004ig64
                                                                                +cx37004ig64
                                                                                  +cx37004ig64
                                                                                    +cx37004ig64
                                                                                      +cx37004ig64
                                                                                      +cx37004ig64
                        Basic_ALU_Ver(Basic_ALU_Ver.v)
                        +EightBitFIFO(EightBitFIFO.sch)
                        +TwelveBitFIFO(TwelveBitFIFO.sch)
          Basic_ALU_Ver(Basic_ALU_Ver.v)
          +EightBitFIFO(EightBitFIFO.sch)
          +TwelveBitFIFO(TwelveBitFIFO.sch)

Processes
  Select Options
  When you click on a branch
  ⚡ Select the entire branch
  ⚡ Select the line segment
  When you move an object
  ⚡ Keep the connections to other objects
  ⚡ Break the connections to other objects
  When you use the area selected tool, select the objects that
  ⚡ Are enclosed by the area
  ⚡ Intersect the area
  When you use the area selected tool, select
  ⚡ Objects excluding attribute windows
  ⚡ Attribute windows only

Source files for this project:
  Basic_ALU_Ver.v  Basic_ALU_Ver_tb.v  Basic_ALU_Ver_map.msp  Async_2_Bit_Adder.sch  Async_8_Bit_Adder.sch  Async_32_Bit_Adder.sch  FourToOneMax.v
```

Xilinx ISE - C:\Documents and Settings\student\My Documents\8bit_address\8bit_address.ise : [TwoToOneMax.v]

```

Sources for Implementation
  lbt.adder
    +cx37004ig64
      Basic_ALU(Basic_ALU.sch)
        +cx37004ig64
          +cx37004ig64
            +cx37004ig64
              +cx37004ig64
                +cx37004ig64
                  +cx37004ig64
                    +cx37004ig64
                      +cx37004ig64
                        +cx37004ig64
                          +cx37004ig64
                            +cx37004ig64
                              +cx37004ig64
                                +cx37004ig64
                                  +cx37004ig64
                                    +cx37004ig64
                                      +cx37004ig64
                                        +cx37004ig64
                                          +cx37004ig64
                                            +cx37004ig64
                                              +cx37004ig64
                                                +cx37004ig64
                                                  +cx37004ig64
                                                    +cx37004ig64
                                                      +cx37004ig64
                                                        +cx37004ig64
                                                          +cx37004ig64
                                                            +cx37004ig64
                                                              +cx37004ig64
                                                                +cx37004ig64
                                                                  +cx37004ig64
                                                                    +cx37004ig64
                                                                      +cx37004ig64
                                                                        +cx37004ig64
                                                                          +cx37004ig64
                                                                            +cx37004ig64
                                                                              +cx37004ig64
                                                                                +cx37004ig64
                                                                                  +cx37004ig64
                                                                                    +cx37004ig64
                                                                                      +cx37004ig64
                                                                                      +cx37004ig64
                        Basic_ALU_Ver(Basic_ALU_Ver.v)
                        +EightBitFIFO(EightBitFIFO.sch)
                        +TwelveBitFIFO(TwelveBitFIFO.sch)
          Basic_ALU_Ver(Basic_ALU_Ver.v)
          +EightBitFIFO(EightBitFIFO.sch)
          +TwelveBitFIFO(TwelveBitFIFO.sch)

Processes
  Select Options
  When you click on a branch
  ⚡ Select the entire branch
  ⚡ Select the line segment
  When you move an object
  ⚡ Keep the connections to other objects
  ⚡ Break the connections to other objects
  When you use the area selected tool, select the objects that
  ⚡ Are enclosed by the area
  ⚡ Intersect the area
  When you use the area selected tool, select
  ⚡ Objects excluding attribute windows
  ⚡ Attribute windows only

Source files for this project:
  Basic_ALU_Ver.v  Basic_ALU_Ver_tb.v  Basic_ALU_Ver_map.msp  Async_2_Bit_Adder.sch  Async_8_Bit_Adder.sch  Async_32_Bit_Adder.sch  FourToOneMax.v  TwoToOneMax.v
```

And here is the testbench that I wrote:

Xilinx ISE - C:\Documents and Settings\student\My Documents\8bit_address\8bit_address.ise : [Basic_ALU_tb.v]

```

Sources
  +All symbols
  +C:\Documents and Settings\student\My Documents\8bit_address\8bit_address.sch
  Symbols
    acc16
    acc4
    acc8
    add16
  Symbol Name Filter
  Orientation
  Rotate 0
  Select Options
  When you click on a branch
  ⚡ Select the entire branch
  ⚡ Select the line segment
  When you move an object
  ⚡ Keep the connections to other objects
  ⚡ Break the connections to other objects
  When you use the area selected tool, select the objects that
  ⚡ Are enclosed by the area
  ⚡ Intersect the area
  When you use the area selected tool, select
  ⚡ Objects excluding attribute windows
  ⚡ Attribute windows only


Processes
  Select Options
  When you click on a branch
  ⚡ Select the entire branch
  ⚡ Select the line segment
  When you move an object
  ⚡ Keep the connections to other objects
  ⚡ Break the connections to other objects
  When you use the area selected tool, select the objects that
  ⚡ Are enclosed by the area
  ⚡ Intersect the area
  When you use the area selected tool, select
  ⚡ Objects excluding attribute windows
  ⚡ Attribute windows only

Source files for this project:
  Basic_ALU_Ver.v  Basic_ALU_Ver_tb.v  Basic_ALU_Ver_map.msp  Async_2_Bit_Adder.sch  Async_8_Bit_Adder.sch  Async_32_Bit_Adder.sch  FourToOneMax.v  TwoToOneMax.v
```



```


2   timescale 1 ns / 1 ps
3
4   module Basic_ALU_tb;
5     //control Input
6     reg [A:0] A, B; shift, shift_left, bytewiseAND, bytewiseOR;
7     //Data IO
8     reg [31:0] A; wire [31:0] B;
9     wire [31:0] C;
10    wire control;
11
12    Basic_ALU uut(
13      .A(A),
14      .B(B),
15      .shift(shift),
16      .shift_left(shift_left),
17      .control(control),
18      .bytewiseAND(bytewiseAND),
19      .bytewiseOR(bytewiseOR));
20
21  initial begin
22    A = 1; Shift = 0; shift_left = 0; bytewiseAND = 0; bytewiseOR = 0; //ALU in ADD/SUB mode
23    B = 0; //Add mode
24    A = 32'd0000; B = 32'd0;
25    #100 A = 32'd4444; B = 32'd44;
26    #100 A *= 1;
27    A = 32'd1000; B = 32'd450;
28    #100 A = 32'd1000; B = 32'd450;
29
30    #100 A = 1; Shift = 1; //Shift right mode
31    A = 32'b1111_0000_1111_1010_2000_1111_1010;
32    #100 shift_left = 1; //Shift left mode
33    A = 32'b1111_1111_1111_1111_1111_1111;
34
35    #100 Shift = 0; bytewiseAND = 1; //bytewiseAND mode
36    A = 32'b1111_1111_1111_1111_1111_1111;
37    B = 32'b1010_1010_1010_1010_1010_1010;
38
39    #100 bytewiseAND = 0; bytewiseOR = 1; //bytewiseOR mode
40    A = 32'b1010_1010_1010_1010_1010_1010;
41    B = 32'b0101_0101_0101_0101_0101_0101;
42
43    #100 bytewiseAND = 1; bytewiseOR = 0; //bytewiseOR mode
44    A = 32'b1010_1010_1010_1010_1010_1010;
45    B = 32'b0101_0101_0101_0101_0101_0101;
46
47    #100 $stop;
48  end
49 endmodule
```

Here is the simulation waveform:



Here is the screenshot of the map report file:





C: I implement the same ALU using Verilog, and here is the screenshot of the code:

```

// 
// Company: 
// Engineer: 
// Create Date: 00:54:28 01/23/2025
// Design Name: Basic_ALU_Ver
// Project Name: Basic_ALU_Ver
// Target Devices: 
// Tool Versions: 
// Description: 
// Dependencies: 
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
// 


`include "Basic_ALU.sv"

module Basic_ALU_Ver
    import Basic_ALU::*;
    parameter gbl = 1;
endmodule



`endif

```

And here is the simulation waveform generated using the same testbench as the testbench in part B:



Here is the screenshot of the map report:



Xilinx ISE - C:\Documents and Settings\student\My Documents\bit_address\bit_address.ise : [Basic_ALU.Ver.map.mpr]

Sources for Implementation

- bit_address
 - xc3s700fg404
 - Basic_ALU (Basic_ALU.sch)
 - Basic_ALU_Ver (Basic_ALU_Ver)
 - LightBfA (LightBfA.sch)
 - ThyorbdfA (ThyorbdfA.sch)
 - TwobfA (TwobfA.sch)

Processes

Optimized Block(s):

Type	Block	GND	EXT_GND	VCC	EXT_VCC

Section 2 - Warnings

Section 3 - Informational

INFO:MapLib1562 - No environment variables are currently set.

INFO:LT17124 - All of the single ended outputs in this design are using slew rate limited drivers. The delay on open critical single ended outputs can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary

2 block(s) optimized away


Section 5 - Removed Logic

Optimized Block(s):

Type	Block	GND	EXT_GND	VCC	EXT_VCC

Section 6 - IOB Properties

IOB Name	Type	Direction	I/O Standard	Drive Strength	Size	Rate	I Reg (d)	Resistor	I/O/P/I/P	Suspend
A<1>	IBUF	INPUT	LVCMS025						0 / 0	
A<1>>	IBUF	INPUT	LVCMS025						0 / 0	
A<2>	IBUF	INPUT	LVCMS025						0 / 0	
A<2>>	IBUF	INPUT	LVCMS025						0 / 0	
A<4>	IBUF	INPUT	LVCMS025						0 / 0	
A<4>>	IBUF	INPUT	LVCMS025						0 / 0	
A<5>	IBUF	INPUT	LVCMS025						0 / 0	
A<5>>	IBUF	INPUT	LVCMS025						0 / 0	
A<7>	IBUF	INPUT	LVCMS025						0 / 0	
A<7>>	IBUF	INPUT	LVCMS025						0 / 0	
A<8>	IBUF	INPUT	LVCMS025						0 / 0	
A<8>>	IBUF	INPUT	LVCMS025						0 / 0	
A<9>	IBUF	INPUT	LVCMS025						0 / 0	
A<9>>	IBUF	INPUT	LVCMS025						0 / 0	
A<10>	IBUF	INPUT	LVCMS025						0 / 0	
A<10>>	IBUF	INPUT	LVCMS025						0 / 0	
A<11>	IBUF	INPUT	LVCMS025						0 / 0	
A<11>>	IBUF	INPUT	LVCMS025						0 / 0	
A<12>	IBUF	INPUT	LVCMS025						0 / 0	
A<12>>	IBUF	INPUT	LVCMS025						0 / 0	
A<13>	IBUF	INPUT	LVCMS025						0 / 0	
A<13>>	IBUF	INPUT	LVCMS025						0 / 0	
A<14>	IBUF	INPUT	LVCMS025						0 / 0	
A<14>>	IBUF	INPUT	LVCMS025						0 / 0	
A<15>	IBUF	INPUT	LVCMS025						0 / 0	
A<15>>	IBUF	INPUT	LVCMS025						0 / 0	
A<16>	IBUF	INPUT	LVCMS025						0 / 0	
A<16>>	IBUF	INPUT	LVCMS025						0 / 0	
A<17>	IBUF	INPUT	LVCMS025						0 / 0	
A<17>>	IBUF	INPUT	LVCMS025						0 / 0	
A<18>	IBUF	INPUT	LVCMS025						0 / 0	
A<18>>	IBUF	INPUT	LVCMS025						0 / 0	
A<19>	IBUF	INPUT	LVCMS025						0 / 0	
A<19>>	IBUF	INPUT	LVCMS025						0 / 0	
A<20>	IBUF	INPUT	LVCMS025						0 / 0	
A<20>>	IBUF	INPUT	LVCMS025						0 / 0	
A<21>	IBUF	INPUT	LVCMS025						0 / 0	
A<21>>	IBUF	INPUT	LVCMS025						0 / 0	
A<22>	IBUF	INPUT	LVCMS025						0 / 0	
A<22>>	IBUF	INPUT	LVCMS025						0 / 0	
A<23>	IBUF	INPUT	LVCMS025						0 / 0	
A<23>>	IBUF	INPUT	LVCMS025						0 / 0	
A<24>	IBUF	INPUT	LVCMS025						0 / 0	
A<24>>	IBUF	INPUT	LVCMS025						0 / 0	
A<25>	IBUF	INPUT	LVCMS025						0 / 0	
A<25>>	IBUF	INPUT	LVCMS025						0 / 0	
A<26>	IBUF	INPUT	LVCMS025						0 / 0	
A<26>>	IBUF	INPUT	LVCMS025						0 / 0	
A<27>	IBUF	INPUT	LVCMS025						0 / 0	
A<27>>	IBUF	INPUT	LVCMS025						0 / 0	
A<28>	IBUF	INPUT	LVCMS025						0 / 0	
A<28>>	IBUF	INPUT	LVCMS025						0 / 0	
A<29>	IBUF	INPUT	LVCMS025						0 / 0	
A<29>>	IBUF	INPUT	LVCMS025						0 / 0	
A<30>	IBUF	INPUT	LVCMS025						0 / 0	
A<30>>	IBUF	INPUT	LVCMS025						0 / 0	
A<31>	IBUF	INPUT	LVCMS025						0 / 0	
A<31>>	IBUF	INPUT	LVCMS025						0 / 0	
A<32>	IBUF	INPUT	LVCMS025						0 / 0	
A<32>>	IBUF	INPUT	LVCMS025						0 / 0	
A<33>	IBUF	INPUT	LVCMS025						0 / 0	
A<33>>	IBUF	INPUT	LVCMS025						0 / 0	
A<34>	IBUF	INPUT	LVCMS025						0 / 0	
A<34>>	IBUF	INPUT	LVCMS025						0 / 0	
A<35>	IBUF	INPUT	LVCMS025						0 / 0	
A<35>>	IBUF	INPUT	LVCMS025						0 / 0	
A<36>	IBUF	INPUT	LVCMS025						0 / 0	
A<36>>	IBUF	INPUT	LVCMS025						0 / 0	
A<37>	IBUF	INPUT	LVCMS025						0 / 0	
A<37>>	IBUF	INPUT	LVCMS025						0 / 0	
A<38>	IBUF	INPUT	LVCMS025						0 / 0	
A<38>>	IBUF	INPUT	LVCMS025						0 / 0	
A<39>	IBUF	INPUT	LVCMS025						0 / 0	
A<39>>	IBUF	INPUT	LVCMS025						0 / 0	
A<40>	IBUF	INPUT	LVCMS025						0 / 0	
A<40>>	IBUF	INPUT	LVCMS025						0 / 0	
A<41>	IBUF	INPUT	LVCMS025						0 / 0	
A<41>>	IBUF	INPUT	LVCMS025						0 / 0	
A<42>	IBUF	INPUT	LVCMS025						0 / 0	
A<42>>	IBUF	INPUT	LVCMS025						0 / 0	
A<43>	IBUF	INPUT	LVCMS025						0 / 0	
A<43>>	IBUF	INPUT	LVCMS025						0 / 0	
A<44>	IBUF	INPUT	LVCMS025						0 / 0	
A<44>>	IBUF	INPUT	LVCMS025						0 / 0	
A<45>	IBUF	INPUT	LVCMS025						0 / 0	
A<45>>	IBUF	INPUT	LVCMS025						0 / 0	
A<46>	IBUF	INPUT	LVCMS025						0 / 0	
A<46>>	IBUF	INPUT	LVCMS025						0 / 0	
A<47>	IBUF	INPUT	LVCMS025						0 / 0	
A<47>>	IBUF	INPUT	LVCMS025						0 / 0	
A<48>	IBUF	INPUT	LVCMS025						0 / 0	
A<48>>	IBUF	INPUT	LVCMS025						0 / 0	
A<49>	IBUF	INPUT	LVCMS025						0 / 0	
A<49>>	IBUF	INPUT	LVCMS025						0 / 0	
A<50>	IBUF	INPUT	LVCMS025						0 / 0	
A<50>>	IBUF	INPUT	LVCMS025						0 / 0	
A<51>	IBUF	INPUT	LVCMS025						0 / 0	
A<51>>	IBUF	INPUT	LVCMS025						0 / 0	
A<52>	IBUF	INPUT	LVCMS025						0 / 0	
A<52>>	IBUF	INPUT	LVCMS025						0 / 0	
A<53>	IBUF	INPUT	LVCMS025						0 / 0	
A<53>>	IBUF	INPUT	LVCMS025						0 / 0	
A<54>	IBUF	INPUT	LVCMS025						0 / 0	
A<54>>	IBUF	INPUT	LVCMS025						0 / 0	
A<55>	IBUF	INPUT	LVCMS025						0 / 0	
A<55>>	IBUF	INPUT	LVCMS025						0 / 0	
A<56>	IBUF	INPUT	LVCMS025						0 / 0	
A<56>>	IBUF	INPUT	LVCMS025						0 / 0	
A<57>	IBUF	INPUT	LVCMS025						0 / 0	
A<57>>	IBUF	INPUT	LVCMS025						0 / 0	
A<58>	IBUF	INPUT	LVCMS025						0 / 0	
A<58>>	IBUF	INPUT	LVCMS025						0 / 0	
A<59>	IBUF	INPUT	LVCMS025						0 / 0	
A<59>>	IBUF	INPUT	LVCMS025						0 / 0	
A<60>	IBUF	INPUT	LVCMS025						0 / 0	
A<60>>	IBUF	INPUT	LVCMS025						0 / 0	
A<61>	IBUF	INPUT	LVCMS025						0 / 0	
A<61>>	IBUF	INPUT	LVCMS025						0 / 0	
A<62>	IBUF	INPUT	LVCMS025						0 / 0	
A<62>>	IBUF	INPUT	LVCMS025						0 / 0	
A<63>	IBUF	INPUT	LVCMS025						0 / 0	
A<63>>	IBUF	INPUT	LVCMS025						0 / 0	
A<64>	IBUF	INPUT	LVCMS025						0 / 0	
A<64>>	IBUF	INPUT	LVCMS025						0 / 0	
A<65>	IBUF	INPUT	LVCMS025						0 / 0	
A<65>>	IBUF	INPUT	LVCMS025						0 / 0	
A<66>	IBUF	INPUT	LVCMS025						0 / 0	
A<66>>	IBUF	INPUT	LVCMS025						0 / 0	
A<67>	IBUF	INPUT	LVCMS025						0 / 0	
A<67>>	IBUF	INPUT	LVCMS025						0 / 0	
A<68>	IBUF	INPUT	LVCMS025						0 / 0	
A<68>>	IBUF	INPUT	LVCMS025						0 / 0	
A<69>	IBUF	INPUT	LVCMS025						0 / 0	
A<69>>	IBUF	INPUT	LVCMS025						0 / 0	
A<70>	IBUF	INPUT	LVCMS025						0 / 0	
A<70>>	IBUF	INPUT	LVCMS025						0 / 0	
A<71>	IBUF	INPUT	LVCMS025						0 / 0	
A<71>>	IBUF	INPUT	LVCMS025						0 / 0	
A<72>	IBUF	INPUT	LVCMS025						0 / 0	
A<72>>	IBUF	INPUT	LVCMS025						0 / 0	
A<73>	IBUF	INPUT	LVCMS025						0 / 0	
A<73>>	IBUF	INPUT	LVCMS025						0 / 0	
A<74>	IBUF	INPUT	LVCMS025						0 / 0	
A<74>>	IBUF	INPUT	LVCMS025						0 / 0	
A<75>	IBUF	INPUT	LVCMS025						0 / 0	
A<75>>	IBUF	INPUT	LVCMS025						0 / 0	
A<76>	IBUF	INPUT	LVCMS025						0 / 0	
A<76>>	IBUF	INPUT	LVCMS025						0 / 0	
A<77>	IBUF	INPUT	LVCMS025						0 / 0	
A<77>>	IBUF	INPUT	LVCMS025			</td				



Comparison: We can see that the Verilog version of the ALU would use less slices on FPGA (119 vs. 99); the same number of IOBs (both 103); and less 4 inputs look up tables (229 vs. 196).