Here is a link to the github repo that I used to store the schematic and Verilog file generated for this lab: https://github.com/yuezhenglingluan/USC_EE533_lab3

Part 1:

Take a look at the created Verilog. Do they make sense? Which do you think is easier: entering schematics or writing Verilog? Why? In which cases might you do the other?

I feel that these autos generated Verilog file makes sense, since the schematic is just components wired together, the Verilog file very precisely represents this by having wires defined to connect a bunch on modules.

However that sometimes the testbench would fail to run because the auto generated .vf files didn't includes the sub modules that it is using, and I have to manually add those includes, which could be annony.

And I feel that entering schematics is easier, since you can easily know the function of a schematic by knowing what does each modules do and how they are wired together. However, if I have to create something that can be done easily in Verilog (such as creating a mux), with just a few lines of verilog code and would need to have a lot of wires being connected on schematic if the mux input and output are very wide (for example, 64 bits).

Part 2:

a) Explain the pattern matching algorithm in the report

The Pattern matching algorithm in ids_sim.v is trying to detect specific patterns in a single packet, and it works as follows:

The pattern that the algorithm is trying to match is stored in two software registers: pattern_high and pattern_low, each of them are 32 bits, and together {pattern_high, pattern_low} they formed the 64-bit long pattern that we want to match.

The incoming data from in_data is buffered in a fallthrough_small_fifo called input_fifo.

The detect7B module matcher is responsible for checking the incoming packet to see if the packet data matches the pattern that we are trying to match.

matcher_ce enables the data flow to the detect7B;

matcher_en enables the matcher to actively scan the input data for matching pattern.

matcher_reset resets the matcher at the beginning of each new packet or when ids_cmd[0]/reset is set to high.

The dropfifo module called drop_fifo is responsible for outputting the packet data if a match is not detected by the detect7B module or drop the packet if a pattern match is detected by setting the valid_data output pin to active low.

There is also a state machine built into the file:

In state START:

- Detects the beginning of a packet when in_fifo_ctrl_p is not equal to 0
- Moves to HEADER state when a new packet starts

In state HEADER:

- Reads the first three control words, treating them as header information.
- Moves on to PAYLOAD state once the header is processed

In state PAYLOAD:

- Reads packet data.
- If matcher_match is high (indicating a pattern match), the match counter matches is incremented.
- When in_fifo_ctrl_p is not equal to 0, it indicates the end of a packet, and it would reset the matcher and return to START state.
- b) Include the answers to your lab in this report.
 - i) What is the purpose of AMASK[6:0]?

It is found in the comparator module, and only when it's set to 7'b111_1111, it will allow the comparator to output the comparison results, else it will make the comparator to always indicate match (output always set to 1).

ii) What exactly does busmerge.v do?


It accepts two different input (one 48 bits long and the other 64 bits long) and merges them into a single 112 bits output

- iii) What do the comp8 modules do in this schematic?

 It takes two 8 bits inputs and uses XNOR gates and AND gates to output 1 (indicating that the inputs are equal) if the two 8 bits input are the same.
- iv) What is the purpose of dual9Bmem in dropfifo.sch?

 It works like a FIFO and is used to accept and store the packet that comes in from the reg9B module if the content in the packet doesn't match the pattern and output the packet.


 If there is a match detected, the drop_pkt input will be 1, which will result in the DFF that is responsible for incrementing the write address of the mem to be always 0;



And the CB8CE in the circle will continue to increment the read address of the mem until the read address is equal to the write address, which means that the previous packet has been sent out successfully, and in this case, the two comp module will be outputting 0, which will be setting the valid_data output to 0, indicating that the output packet is not valid and needs to be dropped.

c) Please also include all of the screen capture of Schematics as well as generated Verilog


Here is the schematic of my comp8:



Here is the generated Verilog:

```
## Example | # Exa
```

Here is the schematic of my comparator:



And the generated Verilog code:


```
S9
60
AND4 I 36_32 (.Ie(AB7),
61
.I1(AB6),
.I2(AB5),
.I3(AB4),
.0(AB47));
65
XNOR2 I_36_33 (.Ie(B[6]),
.I1(A[6]),
.0(AB6));
68
XNOR2 I_36_34 (.Ie(B[7]),
.I1(A[7]),
.0(AB7));
71
XNOR2 I_36_35 (.Ie(B[5]),
.I1(A[5]),
.0(AB5));
72
XNOR2 I_36_35 (.Ie(B[4]),
.I1(A[4]),
.0(AB4));
73
AND4 I_36_41 (.Ie(AB3),
.I1(AB2),
.I2(AB1),
.I3(AB0),
.I3(AB0),
.I3(AB0),
.I4(A[2]),
.I4(A[3]),
.I4(A[3]),
.I4(A[3]),
.I4(A[3]),
.I5(AB3));
XNOR2 I_36_43 (.Ie(B[3]),
.I1(A[2]),
.I1(A[2]),
.I1(A[2]),
.I1(A[2]),
.I1(A[3]),
.I1(A[3]
```

```
module comparator(a,
                  amask,
                  match);
    input [55:0] a;
    input [6:0] amask;
    input [55:0] b;
   output match;
   wire XLXN 20;
   wire XLXN 21;
   wire XLXN_22;
   wire XLXN_23;
   wire XLXN_28;
   wire XLXN_30;
   wire XLXN_32;
   wire XLXN_40;
   wire XLXN_41;
   wire XLXN_42;
   wire XLXN_43;
   wire XLXN_44;
   wire XLXN_45;
   wire XLXN_46;
   comp8_MUSER_comparator XLXI_1 (.A(a[55:48]),
                                   .B(b[55:48]),
                                   .EQ(XLXN_20));
   comp8_MUSER_comparator XLXI_2 (.A(a[47:40]),
                                   .B(b[47:40]),
                                   .EQ(XLXN_21));
   comp8_MUSER_comparator XLXI_3 (.A(a[39:32]),
                                   .B(b[39:32]),
                                   .EQ(XLXN_22));
   comp8_MUSER_comparator XLXI_4 (.A(a[31:24]),
                                   .B(b[31:24]),
                                   .EQ(XLXN_23));
   OR2B1 XLXI_13 (.I0(amask[5]),
                   .I1(XLXN_21),
                   .O(XLXN_45));
   OR2B1 XLXI_14 (.I0(amask[4]),
                   .I1(XLXN_22),
                   .O(XLXN_44));
   OR2B1 XLXI_15 (.I0(amask[3]),
                   .I1(XLXN_23),
                   .O(XLXN_40));
   OR2B1 XLXI_16 (.I0(amask[6]),
                   .I1(XLXN_20),
                   .O(XLXN_46));
   comp8_MUSER_comparator XLXI_17 (.A(a[23:16]),
```

```
.B(b[23:16]),
                                           .EQ(XLXN_28));
         OR2B1 XLXI_18 (.I0(amask[2]),
                         .I1(XLXN_28),
                         .O(XLXN_41));
         comp8_MUSER_comparator XLXI_19 (.A(a[15:8]),
                                           .B(b[15:8]),
                                           .EQ(XLXN_30));
         OR2B1 XLXI_20 (.I0(amask[1]),
                         .I1(XLXN_30),
                         .O(XLXN_42));
         comp8_MUSER_comparator XLXI_21 (.A(a[7:0]),
                                           .B(b[7:0]),
                                           .EQ(XLXN_32));
         OR2B1 XLXI_22 (.I0(amask[0]),
                         .I1(XLXN_32),
                         .O(XLXN_43));
         AND7_HXILINX_comparator XLXI_23 (.I0(XLXN_43),
                                            .I1(XLXN_42),
                                            .I2(XLXN_41),
170
                                            .I3(XLXN_40),
                                            .I4(XLXN_44),
                                            .I5(XLXN_45),
                                            .I6(XLXN_46),
                                            .O(match));
         // synthesis attribute HU_SET of XLXI_23 is "XLXI_23_0"
      endmodule
```

Here is the schematic of the detect7B:

I addes the pipe0 as outputs for debug purposes.



Here is the generated Verilog code:

I added these includes so the testbench could compile correctly:

```
21  `timescale 1ns / 1ps
22  `include "busmerge.v"
23  `include "wordmatch.vf"
24  module detect7B(ce,
```

```
Vendor: Xilinx
Version : 10.1
Application : sch2verilog
Filename : detect78.vf
Timestamp : 01/28/2025 19:37:46
          //
//Command: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\sch2verilog.exe -intstyle ise -family spartan3a -w "C:/Documents and Settings/student/My Documents/Lab3/detect78.sch" detect78.vf
//Design Name: detect78
//Device: spartan3a
//Purpose:
          //Purpose:
// This verilog netlist is translated from an ECS schematic.It can be
// synthesized and simulated, but it should not be modified.
               input ce;
input clk;
input [63:0] hwregA;
input match_en;
input mrst;
input [71:0] pipe1;
output match;
             wire XLXN_18;
wire [111:0] XLXN_25;
wire XLXN_46;
wire XLXN_49;
wire match_DUMMY;
             .CLR(XLNM_18),
.D(XLNM_46),
.Q(match_DUMMY));
defparam XLXI_4.INIT = 1'b0;
FD XLXI_5 (.C(clk),
.D(mrst),
.Q(XLXN_18));
```

```
defparam XLXI_5.INIT = 1'b0;

AND3B1 XLXI_15 (.10(match_DUMMY),


.11(match_en),

.12(XLXN_49),

.0(XLXN_46));

and endmodule
```

Here is the schematic of the reg9B:




Here is the generated Verilog:

```
//
//Command: C:\Xilinx\10.1\ISE\bin\nt\umwrapped\sch2verilog.exe -intstyle ise -family spartan3a -w "C:/Documents and Settings/student/My Documents/Lab3/reg98.sch" reg98.vf
//Design Mame: reg98
//Device: spartan3a
//Purpose:
// This verilog netlist is translated from an ECS schematic.It can be
// synthesized and simulated, but it should not be modified.
   module FD16CE_HXILINX_reg9B(Q, C, CE, CLR, D);
        output [15:0] Q;
       input C;
input CE;
input CLR;
input [15:0] D;
      always @(posedge C or posedge CLR)
| begin | if (CLR)
| Q <= 16'b0000_0000_0000; else if (CE) | Q <= 0; end
   endmodule
`timescale 100 ps / 10 ps
   module FD8CE_HXILINX_reg9B(Q, C, CE, CLR, D);
       input C;
input CE;
input CLR;
input [7:0] D;
     always @(posedge C or posedge CLR)
| begin
| if (CLR)
| Q <= 8'10000_0000;
| else if (CE)
| Q <= D;
| end
```

```
endmodule
       `timescale 1ns / 1ps
      module reg9B(ce,
                    clk,
                    clr,
                    d,
                    q);
           input ce;
           input clk;
           input clr;
           input [71:0] d;
          output [71:0] q;
         FD8CE_HXILINX_reg9B XLXI_1 (.C(clk),
                                       .CE(ce),
                                       .CLR(clr),
                                       .D(d[71:64]),
                                       .Q(q[71:64]));
          // synthesis attribute HU_SET of XLXI_1 is "XLXI_1_0"
          FD16CE_HXILINX_reg9B XLXI_2 (.C(clk),
                                        .CE(ce),
                                        .CLR(clr),
                                        .D(d[63:48]),
                                        .Q(q[63:48]));
          // synthesis attribute HU_SET of XLXI_2 is "XLXI_2_1"
         FD16CE_HXILINX_reg9B XLXI_3 (.C(clk),
                                        .CE(ce),
                                        .CLR(clr),
                                        .D(d[47:32]),
                                        .Q(q[47:32]));
         // synthesis attribute HU_SET of XLXI_3 is "XLXI_3_2"
          FD16CE_HXILINX_reg9B XLXI_4 (.C(clk),
                                        .CE(ce),
                                        .CLR(clr),
                                        .D(d[31:16]),
                                        .Q(q[31:16]));
         // synthesis attribute HU_SET of XLXI_4 is "XLXI_4_3"
          FD16CE_HXILINX_reg9B XLXI_5 (.C(clk),
                                        .CE(ce),
                                        .CLR(clr),
                                        .D(d[15:0]),
112
                                        .Q(q[15:0]));
          // synthesis attribute HU_SET of XLXI_5 is "XLXI_5_4"
      endmodule
```

Here is the schematic of the wordmatch:




Here is the generated Verilog code:

```
Exponency Standard X Statistical Color of the Color of th
```

```
## Comparator XLXI_3 (.a(datacomp[55:0]),
## amask(wildcard[6:0]),
## b(datain[71:16]),
## amask(wildcard[6:0]),
## comparator XLXI_4 (.a(datacomp[55:0]),
## amask(wildcard[6:0]),
## b(datain[71:16]),
## comparator XLXI_4 (.a(datacomp[55:0]),
## amask(wildcard[6:0]),
## b(datain[79:24]),
## comparator XLXI_5 (.a(datacomp[55:0]),
## amask(wildcard[6:0]),
## b(datain[87:32]),
## comparator XLXI_6 (.a(datacomp[55:0]),
## amask(wildcard[6:0]),
## b(datain[95:40]),
## comparator XLXI_7 (.a(datacomp[55:0]),
## amask(wildcard[6:0]),
## b(datain[95:40]),
## comparator XLXI_7 (.a(datacomp[55:0]),
## amask(wildcard[6:0]),
## b(datain[103:48]),
## comparator XLXI_8 (.a(datacomp[55:0]),
## amask(wildcard[6:0]),
## b(datain[111:56])
## amask(wildcard[6:0]),
## b(datain[111:56])
## amask(wildcard[6:0]),
## amask(wildcard[6:
```

Here is the schematic of the dropfifo:



Here is the generated verilog code:

```
| Sempling | Sempling
```

```
wire T4;
wire T5;
wire T6;
wire T7;
wire XLXN_1;
wire [7:0] Q_DUMMY;
wire TC_DUMMY;
assign Q[7:0] = Q_DUMMY[7:0];
assign TC = TC_DUMMY;
FTCE_MXILINX_dropfifo I_Q0 (.C(C),
                            .CE(CE),
                            .CLR(CLR),
                            .T(XLXN_1),
                            .Q(Q_DUMMY[0]));
// synthesis attribute HU_SET of I_Q0 is "I_Q0_6"
FTCE_MXILINX_dropfifo I_Q1 (.C(C),
                             .CE(CE),
                            .CLR(CLR),
                             .T(Q_DUMMY[0]),
                            .Q(Q_DUMMY[1]));
// synthesis attribute HU_SET of I_Q1 is "I_Q1_7"
FTCE_MXILINX_dropfifo I_Q2 (.C(C),
                             .CE(CE),
                            .CLR(CLR),
                            .Q(Q_DUMMY[2]));
// synthesis attribute HU_SET of I_Q2 is "I_Q2_3"
FTCE_MXILINX_dropfifo I_Q3 (.C(C),
                             .CE(CE),
                            .CLR(CLR),
                            .Q(Q_DUMMY[3]));
// synthesis attribute HU_SET of I_Q3 is "I_Q3_4"
FTCE_MXILINX_dropfifo I_Q4 (.C(C),
                            .CE(CE),
                            .CLR(CLR),
                            .T(T4),
                            .Q(Q_DUMMY[4]));
// synthesis attribute HU_SET of I_Q4 is "I_Q4_5"
FTCE_MXILINX_dropfifo I_Q5 (.C(C),
                            .CE(CE),
                             .CLR(CLR),
                            .Q(Q_DUMMY[5]));
// synthesis attribute HU_SET of I_Q5 is "I_Q5_2"
FTCE_MXILINX_dropfifo I_Q6 (.C(C),
                            .CLR(CLR),
                            .Q(Q_DUMMY[6]));
// synthesis attribute HU_SET of I_Q6 is "I_Q6_1"
FTCE_MXILINX_dropfifo I_Q7 (.C(C),
                            .CE(CE),
                            .CLR(CLR),
                            .Q(Q_DUMMY[7]));
// synthesis attribute HU_SET of I_Q7 is "I_Q7_0"
AND5 I_36_1 (.I0(Q_DUMMY[7]),
             .I1(Q_DUMMY[6]),
             .I2(Q_DUMMY[5]),
             .I3(Q_DUMMY[4]),
             .I4(T4),
```

```
.O(TC_DUMMY));
   AND2 I_36_2 (.I0(Q_DUMMY[4]),
                .I1(T4),
                .0(T5));
   AND3 I_36_11 (.I0(Q_DUMMY[5]),
                 .I1(Q_DUMMY[4]),
                 .I2(T4),
                 .O(T6));
   AND4 I_36_15 (.I0(Q_DUMMY[3]),
                 .I1(Q_DUMMY[2]),
                 .I2(Q_DUMMY[1]),
                 .I3(Q_DUMMY[0]),
                 .0(T4));
   VCC I_36_16 (.P(XLXN_1));
   AND2 I_36_24 (.I0(Q_DUMMY[1]),
                 .I1(Q_DUMMY[0]),
                 .O(T2));
   AND3 I_36_26 (.I0(Q_DUMMY[2]),
                 .I1(Q_DUMMY[1]),
                 .I2(Q_DUMMY[0]),
   AND4 I_36_28 (.I0(Q_DUMMY[6]),
                 .I1(Q_DUMMY[5]),
                 .I2(Q_DUMMY[4]),
                 .I3(T4),
                 .O(T7));
   AND2 I_36_31 (.I0(CE),
                 .I1(TC_DUMMY),
                 .O(CEO));
endmodule
`timescale 1ns / 1ps
module comp8_MUSER_dropfifo(A,
                             EQ);
    input [7:0] A;
    input [7:0] B;
   output EQ;
   wire AB0;
   wire AB1;
   wire AB2;
   wire AB3;
   wire AB4;
   wire AB5;
   wire AB6;
   wire AB7;
   wire AB03;
   wire AB47;
   AND4 I_36_32 (.I0(AB7),
                  .I1(AB6),
                  .I2(AB5),
                  .I3(AB4),
                  .O(AB47));
   XNOR2 I_36_33 (.I0(B[6]),
                  .I1(A[6]),
                   .O(AB6));
   XNOR2 I_36_34 (.I0(B[7]),
                  .I1(A[7]),
```

```
.O(AB7));
   XNOR2 I_36_35 (.I0(B[5]),
                   .I1(A[5]),
                   .O(AB5));
   XNOR2 I_36_36 (.I0(B[4]),
                   .I1(A[4]),
                   .O(AB4));
   AND4 I_36_41 (.I0(AB3),
                  .I1(AB2),
                 .I2(AB1),
                  .I3(AB0),
                  .O(AB03));
   XNOR2 I_36_42 (.I0(B[2]),
                   .I1(A[2]),
                   .O(AB2));
   XNOR2 I_36_43 (.I0(B[3]),
                   .I1(A[3]),
                   .O(AB3));
   XNOR2 I_36_44 (.I0(B[1]),
                   .I1(A[1]),
                   .O(AB1));
   XNOR2 I_36_45 (.I0(B[0]),
                   .I1(A[0]),
                   .O(AB0));
   AND2 I_36_50 (.I0(AB47),
                  .I1(AB03),
                 .O(EQ));
endmodule
`timescale 1ns / 1ps
module M2_1_MXILINX_dropfifo(D0,
                              D1,
                              S0,
                              0);
    input D0;
    input D1;
    input S0;
   output 0;
  wire M0;
   wire M1;
   AND2B1 I_36_7 (.I0(S0),
                   .I1(D0),
                   .O(M0));
   OR2 I_36_8 (.I0(M1),
                .I1(M0),
                .0(0));
   AND2 I_36_9 (.I0(D1),
                .I1(S0),
                .0(M1));
```

```
endmodule
`timescale 1ns / 1ps
module FTCLEX_MXILINX_dropfifo(C,
                                CLR,
                                D,
                                Q);
    input C;
    input CE;
    input CLR;
    input D;
   input L;
   input T;
   output Q;
   wire MD;
   wire TQ;
   wire Q_DUMMY;
   assign Q = Q_DUMMY;
   M2_1_MXILINX_dropfifo I_36_30 (.D0(TQ),
                                   .D1(D),
                                   .S0(L),
                                   .O(MD));
   // synthesis attribute HU_SET of I_36_30 is "I_36_30_8"
   XOR2 I_36_32 (.I0(T),
                 .I1(Q_DUMMY),
                 .O(TQ));
   FDCE I_36_35 (.C(C),
                 .CE(CE),
                 .CLR(CLR),
                 .D(MD),
                 .Q(Q_DUMMY));
   // synthesis attribute RLOC of I_36_35 is "X0Y0"
   defparam I_36_35.INIT = 1'b0;
endmodule
`timescale 1ns / 1ps
module CB8CLE_MXILINX_dropfifo(C,
                                CE,
                                CLR,
                                D,
                                CEO,
                                Q,
                                TC);
    input C;
    input CE;
```

```
input CLR;
 input [7:0] D;
 input L;
output CEO;
output [7:0] Q;
output TC;
wire OR_CE_L;
wire T2;
wire T3;
wire T4;
wire T5;
wire T6;
wire T7;
wire XLXN_1;
wire [7:0] Q_DUMMY;
wire TC_DUMMY;
assign Q[7:0] = Q_DUMMY[7:0];
assign TC = TC_DUMMY;
FTCLEX_MXILINX_dropfifo I_Q0 (.C(C),
                               .CE(OR_CE_L),
                               .CLR(CLR),
                               .D(D[0]),
                               .L(L),
                               .T(XLXN_1),
                               .Q(Q_DUMMY[0]));
// synthesis attribute HU_SET of I_Q0 is "I_Q0_9"
FTCLEX_MXILINX_dropfifo I_Q1 (.C(C),
                               .CE(OR_CE_L),
                               .CLR(CLR),
                               .D(D[1]),
                               .L(L),
                               .T(Q_DUMMY[0]),
                               .Q(Q_DUMMY[1]));
// synthesis attribute HU_SET of I_Q1 is "I_Q1_10"
FTCLEX_MXILINX_dropfifo I_Q2 (.C(C),
                               .CE(OR_CE_L),
                               .CLR(CLR),
                               .D(D[2]),
                               .T(T2),
                               .Q(Q_DUMMY[2]));
// synthesis attribute HU_SET of I_Q2 is "I_Q2_11"
FTCLEX_MXILINX_dropfifo I_Q3 (.C(C),
                               .CE(OR_CE_L),
                               .CLR(CLR),
                               .D(D[3]),
                               .L(L),
                               .T(T3),
                               .Q(Q_DUMMY[3]));
// synthesis attribute HU_SET of I_Q3 is "I_Q3_12"
FTCLEX_MXILINX_dropfifo I_Q4 (.C(C),
                               .CE(OR_CE_L),
                               .CLR(CLR),
                               .D(D[4]),
                               .L(L),
                               .T(T4),
                               .Q(Q_DUMMY[4]));
// synthesis attribute HU_SET of I_Q4 is "I_Q4_13"
FTCLEX MXILINX dropfifo I O5 (.C(C).
```

```
.CE(OR_CE_L),
                               .CLR(CLR),
                               .D(D[5]),
                               .Q(Q_DUMMY[5]));
// synthesis attribute HU_SET of I_Q5 is "I_Q5_14"
FTCLEX_MXILINX_dropfifo I_Q6 (.C(C),
                               .CE(OR_CE_L),
                               .CLR(CLR),
                               .D(D[6]),
                               .L(L),
                               .T(T6),
                               .Q(Q_DUMMY[6]));
// synthesis attribute HU_SET of I_Q6 is "I_Q6_15"
FTCLEX_MXILINX_dropfifo I_Q7 (.C(C),
                               .CE(OR_CE_L),
                               .CLR(CLR),
                               .D(D[7]),
                               .L(L),
                               .T(T7),
                               .Q(Q_DUMMY[7]));
// synthesis attribute HU_SET of I_Q7 is "I_Q7_16"
AND3 I_36_8 (.I0(Q_DUMMY[5]),
             .I1(Q_DUMMY[4]),
             .I2(T4),
             .O(T6));
AND2 I_36_11 (.I0(Q_DUMMY[4]),
              .I1(T4),
              .0(T5));
VCC I_36_12 (.P(XLXN_1));
AND2 I_36_19 (.I0(Q_DUMMY[1]),
              .I1(Q_DUMMY[0]),
              .O(T2));
AND3 I_36_21 (.I0(Q_DUMMY[2]),
              .I1(Q_DUMMY[1]),
              .I2(Q_DUMMY[0]),
              .0(T3));
AND4 I_36_23 (.I0(Q_DUMMY[3]),
              .I1(Q_DUMMY[2]),
              .I2(Q_DUMMY[1]),
              .I3(Q_DUMMY[0]),
              .0(T4));
AND4 I_36_25 (.I0(Q_DUMMY[6]),
              .I1(Q_DUMMY[5]),
              .I2(Q_DUMMY[4]),
              .I3(T4),
              .O(T7));
AND5 I_36_29 (.I0(Q_DUMMY[7]),
              .I1(Q_DUMMY[6]),
              .I2(Q_DUMMY[5]),
              .I3(Q_DUMMY[4]),
              .I4(T4),
              .O(TC_DUMMY));
AND2 I_36_33 (.I0(CE),
              .I1(TC_DUMMY),
              .O(CEO));
OR2 I_36_49 (.I0(CE),
             .I1(L),
             .O(OR_CE_L));
```

```
endmodule
`timescale 1ns / 1ps
module FD8CE_MXILINX_dropfifo(C,
                               CLR,
                              Q);
    input C;
    input CE;
    input CLR;
    input [7:0] D;
   output [7:0] Q;
   FDCE I_Q0 (.C(C),
              .CE(CE),
              .CLR(CLR),
              .D(D[0]),
              .Q(Q[0]));
   defparam I_Q0.INIT = 1'b0;
   FDCE I_Q1 (.C(C),
              .CE(CE),
              .CLR(CLR),
              .D(D[1]),
              .Q(Q[1]));
   defparam I_Q1.INIT = 1'b0;
   FDCE I_Q2 (.C(C),
              .CE(CE),
              .CLR(CLR),
              .D(D[2]),
              .Q(Q[2]));
   defparam I_Q2.INIT = 1'b0;
   FDCE I_Q3 (.C(C),
              .CE(CE),
              .CLR(CLR),
              .D(D[3]),
              .Q(Q[3]));
   defparam I_Q3.INIT = 1'b0;
   FDCE I_Q4 (.C(C),
              .CE(CE),
              .CLR(CLR),
              .D(D[4]),
              .Q(Q[4]));
   defparam I_Q4.INIT = 1'b0;
   FDCE I_Q5 (.C(C),
              .CE(CE),
              .CLR(CLR),
              .D(D[5]),
              .Q(Q[5]));
   defparam I_Q5.INIT = 1'b0;
   FDCE I_Q6 (.C(C),
              .CE(CE),
              .CLR(CLR),
              .D(D[6]),
              .Q(Q[6]));
   defparam I_Q6.INIT = 1'b0;
   FDCE I_Q7 (.C(C),
              .CE(CE),
              .CLR(CLR).
```

```
.D(D[7]),
              .Q(Q[7]));
   defparam I_Q7.INIT = 1'b0;
endmodule
`timescale 1ns / 1ps
module dropfifo(clk,
                drop_pkt,
                fiforead,
                fifowrite,
                firstword,
                in_fifo,
                lastword,
                rst,
                out_fifo,
                valid_data);
    input clk;
    input drop_pkt;
    input fiforead;
    input fifowrite;
    input firstword;
    input [71:0] in_fifo;
    input lastword;
   input rst;
   output [71:0] out_fifo;
   output valid_data;
  wire [7:0] raddr;
  wire [7:0] waddr;
  wire XLXN_23;
  wire XLXN 24;
  wire XLXN_26;
  wire XLXN_27;
  wire XLXN_31;
  wire [7:0] XLXN_34;
  wire XLXN_40;
  wire XLXN_41;
  wire XLXN 44;
  wire XLXN_47;
  wire [71:0] XLXN_48;
  wire XLXN_49;
   dual_core_memory_element XLXI_1 (.addra(waddr[7:0]),
                                     .addrb(raddr[7:0]),
                                     .clka(clk),
                                     .clkb(clk),
                                     .dina(XLXN_48[71:0]),
                                     .wea(XLXN_47),
                                     .doutb(out_fifo[71:0]));
   FD XLXI_2 (.C(clk),
              .D(firstword),
              .Q(XLXN_23));
   defparam XLXI_2.INIT = 1'b0;
   FD XLXI_3 (.C(clk),
              .D(lastword),
              .Q(XLXN_24));
```

```
defparam XLXI_3.INIT = 1'b0;
FD XLXI_4 (.C(clk),
           .D(fifowrite),
           .Q(XLXN_47));
defparam XLXI 4.INIT = 1'b0;
OR2 XLXI_5 (.I0(XLXN_24),
            .I1(XLXN_23),
            .O(XLXN_26));
FD8CE_MXILINX_dropfifo XLXI_6 (.C(clk),
                                .CE(XLXN 27),
                                .CLR(rst),
                                .D(waddr[7:0]),
                                .Q(XLXN_34[7:0]));
// synthesis attribute HU_SET of XLXI_6 is "XLXI_6_17"
AND2B1 XLXI_7 (.I0(XLXN_31),
               .I1(XLXN_26),
               .O(XLXN_27));
FD XLXI_8 (.C(clk),
           .D(drop_pkt),
           .Q(XLXN_31));
defparam XLXI_8.INIT = 1'b0;
CB8CLE_MXILINX_dropfifo XLXI_9 (.C(clk),
                                 .CE(XLXN_47),
                                 .CLR(rst),
                                 .D(XLXN_34[7:0]),
                                 .L(XLXN_31),
                                 .CEO(),
                                 .Q(waddr[7:0]),
                                 .TC());
// synthesis attribute HU_SET of XLXI_9 is "XLXI_9_18"
comp8_MUSER_dropfifo XLXI_10 (.A(waddr[7:0]),
                               .B(raddr[7:0]),
                               .EQ(XLXN_41));
comp8_MUSER_dropfifo XLXI_11 (.A(raddr[7:0]),
                               .B(XLXN_34[7:0]),
                               .EQ(XLXN_40));
CB8CE_MXILINX_dropfifo XLXI_12 (.C(clk),
                                 .CE(XLXN_44),
                                 .CLR(rst),
                                 .CEO(),
                                 .Q(raddr[7:0]),
                                 .TC());
// synthesis attribute HU_SET of XLXI_12 is "XLXI_12_19"
AND3B2 XLXI_13 (.I0(XLXN_40),
                .I1(XLXN_41),
                .I2(fiforead),
                .O(XLXN_44));
FDC XLXI_14 (.C(clk),
             .CLR(rst),
             .D(XLXN_44),
             .Q(valid_data));
defparam XLXI_14.INIT = 1'b0;
reg9B XLXI_15 (.ce(XLXN_49),
               .clk(clk),
               .clr(rst),
               .d(in_fifo[71:0]),
               .q(XLXN_48[71:0]));
VCC XLXI_16 (.P(XLXN_49));
```

594 endmodule

505