# 【C906-SOC最小系统搭建】(2)仿真

例程:使用uart重定向printf函数,打印"Hello World!"文本,参考文章。

#### 0. 环境需求

本工程使用VCS和Verdi作为verilog仿真工具,仿真目录位于./smart run,结构如下:

```
tcl
                                                     1 ├── export.sh
2 ├─ filelists
└─ tdt_dmi_top_rtl.fl
7 ├─ Makefile
8 - setup
9 env_check.mk
10 | └─ smart_cfg.mk
11 ├── tb
12 - tb.sv
13 | └─ uart_mnt.v
14 — tests
15 | |— bin
16 — cases
17 | - lib
18 | L regress
19 └─work
```

#### 1. Testbench

相关文件位于./smart\_run/tb目录下,tb.sv基于openc906的testbench进行了部分修改,记录下关键修改部分。

## 1) 宏定义

时钟周期为10ns,对应频率为100MHz:

```
1 `define NOISA
2
3 `timescale 1ns/100ps
4 `define CLK_PERIOD 10
5
```

```
6 `define TCLK_PERIOD
 7 `define MAX_RUN_TIME
                               700000000
 9 `define SOC_TOP
                               tb.x_soc
   `define RTL_MEM
                               tb.x_soc.x_axi_slave_warp.x_axi_slave128.x_f_spsr
10 am_16384x128
11
12
14 `define CPU_TOP
                               tb.x_soc.x_c906_wrap.x_cpu_top
15 `define tb_retire0
                               `CPU_TOP.coreO_pad_retire
16 `define retire0_pc
                               `CPU_TOP.coreO_pad_retire_pc[39:0]
17 `define CPU_CLK
                               `CPU_TOP.pll_core_cpuclk
   `define CPU_RST
                               `CPU_TOP.pad_cpu_rst_b
```

## 2) 指令Memory初始化

inst.pat和data.pat由编译过程生成,分别读到mem\_inst\_temp和mem\_data\_temp,再赋值给挂载的SRAM,注意是小端对齐。

```
1 integer i;
2 bit [31:0] mem_inst_temp [65536];
3 bit [31:0] mem_data_temp [65536];
4 bit [127:0] temp128;
   integer j;
6 initial
7
   begin
      $display("\t********** Init Program ********");
8
      $display("\t******* Wipe memory to 0 *******");
9
     for(i=0; i < 32'h16384; i=i+1)</pre>
10
11
      begin
12
        `RTL_MEM.mem[i] = 128'h0;
13
      end
14
15
      $display("\t****** Read program *******");
      $readmemh("inst.pat", mem_inst_temp);
      $readmemh("data.pat", mem_data_temp);
17
18
      $display("\t****** Load program to memory *******");
19
      for (i=0; i<('h10000/16); i=i+1) begin
20
        temp128 = {mem_inst_temp[i*4+0], mem_inst_temp[i*4+1], mem_inst_temp[i*
  4+2], mem_inst_temp[i*4+3]};
        for (j=0; j<16; j=j+1)
22
           RTL_MEM.mem[i][j*8 +: 8] = temp128[(15-j)*8 +: 8];
23
24
      end
25
```

#### 3) UART Monitor

在testbench中例化了一个uart monitor模块用于打印字符串, uart\_mnt.v文件基于 opene906/smart\_run/logical/tb/uart\_mnt.v at main · XUANTIE-RV/opene906, 波特率 BAUD设置为19200

## 4) Filelist

./smart run/filelists目录下存放了soc和tb的filelist文件

```
1 ├─ C906_asic_rtl.fl
2 ├─ sim.fl
3 ├─ soc.fl
4 └─ tdt_dmi_top_rtl.fl
```

C906\_asic\_rtl.fl设置了C906核相关代码路径;

tdt\_dmi\_top\_rtl.fl设置了tdt\_dmi调试模块相关代码路径;

soc.fl设置了整个SOC相关代码路径;

sim.fl设置了整个testbench相关代码路径;

#### 2. C代码

header文件包括: **config.h**, **datatype.h**和**uart.h**; source文件包括**uart.c**, **printf.c**和 **hello.c**。

config.h内定义了CPU和APB频率,均设置为了100MHz。

uart.h定义了波特率BUAD,设置为了19200。

其中printf函数最终要调用fputc函数输出字符,所以只需要用ck\_uart\_putc函数重定向fputc。

主函数位于hello.c, 代码如下:

```
1 #include "datatype.h"
2 #include "stdio.h"
3 #include "uart.h"
5 t_ck_uart_device uart0 = {0xFFFF};
7 int fputc(int ch, FILE *stream)
9 ck_uart_putc(&uart0, (char)ch);
10 }
11
12 int main (void)
13 {
14 //-----
  //-----
17 t_ck_uart_cfig uart_cfig;
19  uart_cfig.baudrate = BAUD;  // any integer value is allowed
EN
// from WORDSIZE_5 to WORDSIZE_8
23  uart_cfig.txmode = ENABLE;
                          // ENABLE or DISABLE
24 // open UART device with id = 0 (UARTO)
ck_uart_open(&uart0, 0);
  // initialize uart using uart_cfig structure
27
```

```
ck_uart_init(&uart0, &uart_cfig);

for (int i=0; i<4; i++) {
    printf("Hello World!\n");
}

ck_uart_close(&uart0);
    return 0;
}</pre>
```

linker.lcf链接脚本修改,指令和数据都放在SRAM上,MEM1为指令空间(inst.pat),MEM2为数据空间(data.pat)

```
1 MEMORY
2 {
3 \text{ MEM1}(RWX) : ORIGIN = 0x100000000, LENGTH = 0x100000
4 MEM2(RWX) : ORIGIN = 0x10010000, LENGTH = 0x30000
5 }
6 __kernel_stack = 0x10030000 ;
8 ENTRY(__start)
10 SECTIONS {
11
      .text :
12
     {
13
          crt0.o (.text)
          *(.text*)
14
     } >MEM1
15
16
     .rodata : { *( .rodata* )
17
18
                     *(.srodata)
19
                     *(.srodata.*)
20
                     *(.srodata.cst4*)
21
                     *(.srodata.cst8*)
22
                    } >MEM1
23
      .data :
24
25
      {
          *(.data*)
26
27
          *(.sdata*)
      } >MEM2
28
      .bss :
29
30
          *(.bss) *.(COMMON) *(.sbss)
31
32
      } >MEM2
33
34
```

```
end = .;
}
```

## 3. 编译

主Makefile位于./smart\_run下,能够完成不同例程的C程序和testbench编译,Makefile基于openc906的Makefile进行了修改,只支持使用vcs和verdi仿真。

Makefile导入了./setup/smart\_cfg.mk文件,在smart\_cfg添加用户自定义的例程,本工程添加了hello例程。

```
1 CASE_LIST := \
 2
         ISA_THEAD \
         ISA_INT \
 3
         ISA_LS \
 4
 5
         ISA_FP \
         coremark \
 7
         MMU \
 8
         interrupt \
 9
         exception \
         debug \
10
         csr \
11
         cache \
12
         hello \
13
15 hello_build:
           @cp ./tests/cases/hello/* ./work
16
17
           @find ./tests/lib/ -maxdepth 1 -type f -exec cp {} ./work/ \;
           @cp ./tests/lib/clib/* ./work
18
19
           @cp ./tests/lib/newlib_wrap/* ./work
           @cd ./work && make -s clean && make -s all CPU_ARCH_FLAG_0=c906fd EN
   DIAN_MODE=little-endian CASENAME=hello FILE=hello >& hello_build.case.log
```

## 4. 运行

- 0) cd./smart run
- 1) source export.sh, export.sh脚本设置了RTL代码路径和RISCV编译器路径,需要修改:

```
1 #!/bin/bash
2
3 export CODE_BASE_PATH=$(readlink -f ../rtl)
```

```
echo "Root of code base has been specified as:"
echo " $CODE_BASE_PATH"

export TOOL_EXTENSION=$(realpath /data/Xuantie-900-gcc-elf-newlib-x86_64-V3.
0.1/bin)
echo 'Toolchain path($TOOL_EXTENSION):'
echo " $TOOL_EXTENSION"
```

- 2) chmod +x ./tests/bin/Srec2vmem, 编译过程中会执行Srec2vmem, 需要给Srec2vmem赋 运行权限。
- 3) make runcase CASE=hello, 部分log如下:

```
1 ../simv up to date
 2 CPU time: 13.008 seconds to compile + 1.000 seconds to elab + .412 seconds to
 3 Verdi KDB elaboration done and the database successfully generated: 0 error
   (s), 0 warning(s)
 4 Toolchain path: /data/Xuantie-900-gcc-elf-newlib-x86_64-V3.0.1/bin
 5 cd ./work && ./simv -l run.vcs.log
 6 Notice: timing checks disabled with +notimingcheck at compile-time
7 Chronologic VCS simulator copyright 1991-2018
 8 Contains Synopsys proprietary information.
 9 Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64;
   Apr 7 15:54 2025
10 Addressing configuration for axi_interconnect instance tb.x_soc.x_axi_interco
   nnect_wrap.x_axi_interconnect
11 0 (0): 0010000000 / 28 -- 0010000000-001fffffff
12 1 ( 0): 0020000000 / 28 -- 0020000000-002fffffff
          ****** Init Program ******
14
          ****** Wipe memory to 0 ******
          ***** Read program ******
          ***** Load program to memory ******
                                0, Dump start#####
17 ######time:
18 *Verdi* Loading libsscore_vcs201809.so
19 FSDB Dumper for VCS, Release Verdi_0-2018.09-SP2, Linux x86_64/64bit, 02/21/2
   019
20 (C) 1996 - 2019 by Synopsys, Inc.
21 *Verdi* : Create FSDB file 'novas.fsdb'
22 *Verdi* : Begin traversing the scopes, layer (0).
23 *Verdi* : End of traversing.
24 Hello World!
25 Hello World!
26 Hello World!
27 Hello World
28
```

由于仿真早于uart\_mnt完全接受uart信号,所以有一个"!"和换行符没有显示,暂时不管。