

# 【C906-SOC最小系统搭建】(2)仿真

例程：使用uart重定向printf函数，打印"Hello World!"文本，[参考文章](#)。

## 0. 环境需求

本工程使用VCS和Verdi作为verilog仿真工具，仿真目录位于./smart\_run，结构如下：

```
tcl
1 |─ export.sh
2 |─ filelists
3 |   └─ C906_asic_rtl.fl
4 |   └─ sim.fl
5 |   └─ soc.fl
6 |   └─ tdt_dmi_top_rtl.fl
7 |─ Makefile
8 |─ setup
9 |   └─ env_check.mk
10 |   └─ smart_cfg.mk
11 |─ tb
12 |   └─ tb.sv
13 |   └─ uart_mnt.v
14 |─ tests
15 |   └─ bin
16 |   └─ cases
17 |   └─ lib
18 |   └─ regress
19 |─ work
```

## 1. Testbench

相关文件位于./smart\_run/tb目录下，tb.sv基于openc906的testbench进行了部分修改，记录下关键修改部分。

### 1) 宏定义

时钟周期为10ns，对应频率为100MHz：

```
1 `define NOISA
2
3 `timescale 1ns/100ps
4 `define CLK_PERIOD      10
5
```

```

6 `define TCLK_PERIOD          40
7 `define MAX_RUN_TIME         7000000000
8
9 `define SOC_TOP               tb.x_soc
10 `define RTL_MEM               tb.x_soc.x_axi_slave_warp.x_axi_slave128.x_f_spsr
11 am_16384x128
12
13
14 `define CPU_TOP               tb.x_soc.x_c906_wrap.x_cpu_top
15 `define tb_retire0            `CPU_TOP.core0_pad_retire
16 `define retire0_pc            `CPU_TOP.core0_pad_retire_pc[39:0]
17 `define CPU_CLK               `CPU_TOP.pll_core_cpucclk
18 `define CPU_RST               `CPU_TOP.pad_cpu_rst_b

```

## 2) 指令Memory初始化

inst.pat和data.pat由编译过程生成，分别读到mem\_inst\_temp和mem\_data\_temp，再赋值给挂载的SRAM，注意是小端对齐。

```

1 integer i;
2 bit [31:0] mem_inst_temp [65536];
3 bit [31:0] mem_data_temp [65536];
4 bit [127:0] temp128;
5 integer j;
6 initial
7 begin
8     $display("\t***** Init Program *****");
9     $display("\t***** Wipe memory to 0 *****");
10    for(i=0; i < 32'h16384; i=i+1)
11    begin
12        `RTL_MEM.mem[i] = 128'h0;
13    end
14
15    $display("\t***** Read program *****");
16    $readmemh("inst.pat", mem_inst_temp);
17    $readmemh("data.pat", mem_data_temp);
18
19    $display("\t***** Load program to memory *****");
20    for (i=0; i<('h10000/16); i=i+1) begin
21        temp128 = {mem_inst_temp[i*4+0], mem_inst_temp[i*4+1], mem_inst_temp[i*
22        4+2], mem_inst_temp[i*4+3]};
23        for (j=0; j<16; j=j+1)
24            `RTL_MEM.mem[i][j*8 +: 8] = temp128[(15-j)*8 +: 8];
25    end

```

```

26     for (i=0; i<('h30000/16); i=i+1) begin
            temp128 = {mem_data_temp[i*4+0], mem_data_temp[i*4+1], mem_data_temp[i*
27 4+2], mem_data_temp[i*4+3]};
28     for (j=0; j<16; j=j+1)
29         `RTL_MEM.mem[i+('h10000/16)][j*8 +: 8] = temp128[(15-j)*8 +: 8];
30     end
31     i=0;
32 end

```

### 3) UART Monitor

在testbench中例化了一个uart monitor模块用于打印字符串，uart\_mnt.v文件基于[opene906/smart\\_run/logical/tb/uart\\_mnt.v at main · XUANTIE-RV/opene906](https://github.com/XUANTIE-RV/opene906/blob/main/tb/uart_mnt.v)，波特率BAUD设置为19200

```

1 `define sout          tb.uart0_sout
2 `define sin           tb.uart0_sin
3 `define clk           tb.clk
4 `define rst_b         tb.rst_b
5
6 module uart_mnt();
7
8 //#####
9 //          Create baud_clk
10 //#####
11 parameter FCPU = 1000000000/`CLK_PERIOD;
12 parameter BAUD = 19200;
13 parameter CYCLE_CUNT=FCPU/(BAUD*16) - 1;

```

### 4) Filelist

./smart\_run/filelists目录下存放了soc和tb的filelist文件

```

1 |— C906_asic_rtl.fl
2 |— sim.fl
3 |— soc.fl
4 |— tdt_dmi_top_rtl.fl

```

C906\_asic\_rtl.fl设置了C906核相关代码路径;

tdt\_dmi\_top\_rtl.fl设置了tdt\_dmi调试模块相关代码路径;

soc.fl设置了整个SOC相关代码路径;

sim.fl设置了整个testbench相关代码路径;

## 2. C代码

header文件包括: **config.h**, **datatype.h**和**uart.h**; source文件包括**uart.c**, **printf.c**和**hello.c**。

config.h内定义了CPU和APB频率, 均设置为了100MHz。

uart.h定义了波特率BUAD, 设置为了19200。

其中printf函数最终要调用fputc函数输出字符, 所以只需要用ck\_uart\_putc函数重定向fputc。

主函数位于hello.c, 代码如下:

```
1 #include "datatype.h"
2 #include "stdio.h"
3 #include "uart.h"
4
5 t_ck_uart_device uart0 = {0xFFFF};
6
7 int fputc(int ch, FILE *stream)
8 {
9     ck_uart_putc(&uart0, (char)ch);
10 }
11
12 int main (void)
13 {
14     //-----
15     // setup uart
16     //-----
17     t_ck_uart_cfig    uart_cfig;
18
19     uart_cfig.baudrate = BAUD;          // any integer value is allowed
20     uart_cfig.parity = PARITY_NONE;     // PARITY_NONE / PARITY_ODD / PARITY_EV
    EN
21     uart_cfig.stopbit = STOPBIT_1;      // STOPBIT_1 / STOPBIT_2
22     uart_cfig.wordsize = WORDSIZE_8;    // from WORDSIZE_5 to WORDSIZE_8
23     uart_cfig.txmode = ENABLE;           // ENABLE or DISABLE
24     // open UART device with id = 0 (UART0)
25     ck_uart_open(&uart0, 0);
26     // initialize uart using uart_cfig structure
27
```

```

28  ck_uart_init(&uart0, &uart_cfig);
29
30  for (int i=0; i<4; i++) {
31      printf("Hello World!\n");
32  }
33  ck_uart_close(&uart0);
34  return 0;
}

```

linker.lcf链接脚本修改，指令和数据都放在SRAM上，MEM1为指令空间(inst.pat)，MEM2为数据空间(data.pat)

```

1  MEMORY
2  {
3  MEM1(RWX)  : ORIGIN = 0x10000000,  LENGTH = 0x10000
4  MEM2(RWX)  : ORIGIN = 0x10010000,  LENGTH = 0x30000
5  }
6  __kernel_stack = 0x10030000 ;
7
8  ENTRY(__start)
9
10 SECTIONS {
11     .text :
12     {
13         crt0.o (.text)
14         *(.text*)
15     } >MEM1
16
17     .rodata : { *(.rodata*)
18                 *(.srodata)
19                 *(.srodata.*)
20                 *(.srodata.cst4*)
21                 *(.srodata.cst8*)
22             } >MEM1
23
24     .data :
25     {
26         *(.data*)
27         *(.sdata*)
28     } >MEM2
29     .bss :
30     {
31         *(.bss) *(COMMON) *(.sbss)
32     } >MEM2
33
34

```

```
    end = .;
}
```

### 3. 编译

主Makefile位于./smart\_run下，能够完成不同例程的C程序和testbench编译，Makefile基于openc906的Makefile进行了修改，只支持使用vcs和verdi仿真。

Makefile导入了./setup/smart\_cfg.mk文件，在smart\_cfg添加用户自定义的例程，本工程添加了hello例程。

```
1 CASE_LIST := \
2     ISA_THREAD \
3     ISA_INT \
4     ISA_LS \
5     ISA_FP \
6     coremark \
7     MMU \
8     interrupt \
9     exception \
10    debug \
11    csr \
12    cache \
13    hello \
14
15 hello_build:
16     @cp ./tests/cases/hello/* ./work
17     @find ./tests/lib/ -maxdepth 1 -type f -exec cp {} ./work/ \;
18     @cp ./tests/lib/clib/* ./work
19     @cp ./tests/lib/newlib_wrap/* ./work
20     @cd ./work && make -s clean && make -s all CPU_ARCH_FLAG_0=c906fd EN
    DIAN_MODE=little-endian CASENAME=hello FILE=hello >& hello_build.case.log
```

### 4. 运行

0) cd ./smart\_run

1) source export.sh, export.sh脚本设置了RTL代码路径和RISCV编译器路径, **需要修改**:

```
1 #!/bin/bash
2
3 export CODE_BASE_PATH=$(readlink -f ../rtl)
4
```

```

5 echo "Root of code base has been specified as:"
6 echo "    $CODE_BASE_PATH"
7 export TOOL_EXTENSION=$(realpath /data/Xuantie-900-gcc-elf-newlib-x86_64-V3.
8 0.1/bin)
9 echo 'Toolchain path($TOOL_EXTENSION):'
10 echo "    $TOOL_EXTENSION"

```

2) `chmod +x ./tests/bin/Srec2vmem`, 编译过程中会执行Srec2vmem, 需要给Srec2vmem赋运行权限。

3) `make runcase CASE=hello`, 部分log如下:

```

1 ../simv up to date
2 CPU time: 13.008 seconds to compile + 1.000 seconds to elab + .412 seconds to
  link
3 Verdi KDB elaboration done and the database successfully generated: 0 error
  (s), 0 warning(s)
4 Toolchain path: /data/Xuantie-900-gcc-elf-newlib-x86_64-V3.0.1/bin
5 cd ./work && ./simv -l run.vcs.log
6 Notice: timing checks disabled with +notimingcheck at compile-time
7 Chronologic VCS simulator copyright 1991-2018
8 Contains Synopsys proprietary information.
9 Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64;
  Apr  7 15:54 2025
10 Addressing configuration for axi_interconnect instance tb.x_soc.x_axi_interco
  nnect_wrap.x_axi_interconnect
11 0 ( 0): 0010000000 / 28 -- 0010000000-001fffffff
12 1 ( 0): 0020000000 / 28 -- 0020000000-002fffffff
13      ***** Init Program *****
14      ***** Wipe memory to 0 *****
15      ***** Read program *****
16      ***** Load program to memory *****
17 #####time:                0, Dump start#####
18 *Verdi* Loading libsscore_vcs201809.so
19 FSDB Dumper for VCS, Release Verdi_0-2018.09-SP2, Linux x86_64/64bit, 02/21/2
  019
20 (C) 1996 - 2019 by Synopsys, Inc.
21 *Verdi* : Create FSDB file 'novas.fsdb'
22 *Verdi* : Begin traversing the scopes, layer (0).
23 *Verdi* : End of traversing.
24 Hello World!
25 Hello World!
26 Hello World!
27 Hello World
28

```

```
29 *****
30 *      simulation finished successfully      *
31 *****
32 $finish called from file "../tb/tb.sv", line 195.
33 $finish at simulation time          261334750000
34           V C S   S i m u l a t i o n   R e p o r t
35 Time: 26133475000000 fs
36 CPU Time:      66.590 seconds;          Data structure size:   2.7Mb
37 Mon Apr  7 15:55:21 2025
```

由于仿真早于uart\_mnt完全接受uart信号，所以有一个"!"和换行符没有显示，暂时不管。