
【C906-SOC最小系统搭建】(1)集成

本项目基于玄铁(XuanTie)开源RISC-V核C906,搭建了一个最小化的SoC系统,旨在深入理解SoC开发流程及其关键模块的设计与实现。

1. 总体架构



1.1 总线设计

- 采用AXI4作为高性能总线,负责与SRAM、APB的高速数据交互。
- 通过APB总线管理低速外设,优化系统资源分配与功耗效率。

1.2 存储与外设设计

- 存储模块:通过AXI4总线挂载了一块256KB的SRAM,作为初始指令存储器(Memory),用于存储启动代码和关键数据。
- **低速外设**:通过APB总线扩展了低速外设接口,包括一个UART模块,用于调试信息的字符串打印。
- 寄存器模块:在APB总线上挂载了寄存器组,为后续的读写回环测试提供硬件支持。

1.3 总线空间分配及内存属性

空间分配参考了4.2. BUS — 智显文档中心 v1.0 文档

地址空间定义				CPU SYSMAP 硬件定义 (机器模式内存属性)				
空间段	起始地址	结束地址	大小	变量	ADDR	SO	С	В
BROM (预留)	0x00000000	0x000FFFFF	256MB	SYSMAP_BASE_ADDRO	28'h0010000	0	1	1
SRAM	0x00100000	0x0FFFFFF	256MB	SYSMAP_BASE_ADDR1	28'h0020000	0	1	1
DEVICE	0x10000000	0x1FFFFFF	256MB	SYSMAP_BASE_ADDR2	28'h0030000	1	0	0
C906	0x20000000	0x2FFFFFF	256MB	SYSMAP_BASE_ADDR3	28'h0040000	1	0	0
DRAM (预留)	0x30000000	0x3FFFFFF	1GB	SYSMAP_BASE_ADDR4	28'h0080000	0	1	1
RESERVE0	0x40000000	0x7FFFFFF	1GB	SYSMAP_BASE_ADDR5	28'h00C0000	0	1	1
RESERVE1	0x80000000	0xBFFFFFF	1GB	SYSMAP_BASE_ADDR6	28'h0100000	0	1	1
RESERVE2	0xC0000000	0xFFFFFFF	1020GB	SYSMAP_BASE_ADDR7	28'hFFFFFF	0	1	1

还需要修改sysmap.h文件,具体细节参考《玄铁 C906 集成手册-第四章》

```
1 // ADDR is 28-bit, 4K address
2 // Flag includes: Strong Order, Cacheable, Bufferable, Shareable, Security
4 `define SYSMAP_BASE_ADDRO 28'h0010000 // BROM-256MB
    `define SYSMAP_FLG0 5'b01100
5
6
7
    `define SYSMAP_BASE_ADDR1 28'h0020000 // SRAM-256MB
   `define SYSMAP_FLG1 5'b01100
8
10
    `define SYSMAP_BASE_ADDR2 28'h0030000 // DEVICE-256MB
    `define SYSMAP_FLG2 5'b10000
11
12
    `define SYSMAP_BASE_ADDR3 28'h0040000 // C906-256MB
13
   `define SYSMAP_FLG3 5'b10000
14
15
    `define SYSMAP_BASE_ADDR4 28'h0080000 // DRAM-1GB
17
   `define SYSMAP_FLG4 5'b01100
18
    `define SYSMAP_BASE_ADDR5 28'h00C0000 // RESERVEO-1GB
19
20
   `define SYSMAP_FLG5 5'b01100
21
22
    `define SYSMAP_BASE_ADDR6 28'h0100000 // RESERVE1-1GB
23
   `define SYSMAP_FLG6 5'b011000
    `define SYSMAP_BASE_ADDR7 28'hfffffff // RESERVE2-1020GB
25
26
    `define SYSMAP_FLG7 5'b01100
27
28 //End ct_mmu_sysmap
```

2. SOC集成

RTL文件夹结构如下:

```
1 tree -L 2 ./rtl/
2 ./rtl/
3 ├── c906_core
4 | ├─ biu
5
      ├─ clint
6
      ├─ clk
7
      - common
     ├— ср0
8
9
    ├— сри
    ├— dtu
10
    ├─ filelists
11
12
     ├─ fpga
13
    ├─ idu
     ├— ifu
14
15
      ├─ iu
    ├— lsu
16
17
     - mmu
      ├─ plic
18
19
      ├— pmp
20
      - pmu
21
     ├─ rst
22
     ├─ rtu
23
      - sram
24
     ├─ tdt
25
    ├─ vdiv
26
     ├─ vdsp
    ├─ vfalu
27
28
    ├─ vfdsu
29
      ├─ vfmau
      └─ vidu
30
31 ├─ peripheral
32
      — apb
      └─ axi
33
34 <u></u> soc
35
      — addr_map.svh
36
      ├─ axi2apb_wrap.sv
37
      ├─ axi_bus.sv
     ├─ axi_interconnect_wrap.sv
38
      ├─ axi_slave128_warp.sv
39
      - c906_wrap.sv
40
41
42
```

```
├─ per_clk_gen.v
└─ soc.sv
```

由于AXI信号较多,此工程用Interface对AXI BUS进行了封装(参考:

<u>pulpino/rtl/includes/axi bus.sv at master · pulp-platform/pulpino</u>) ,方便之后的集成:

```
1 interface AXI_BUS
2 #(
      parameter AXI_ADDR_WIDTH = 32,
 3
      parameter AXI_DATA_WIDTH = 64,
      parameter AXI_ID_WIDTH = 8
 6);
7
    localparam AXI_STRB_WIDTH = AXI_DATA_WIDTH/8;
9
   logic [AXI_ADDR_WIDTH-1:0] aw_addr;
10
11 logic [2:0]
                              aw_prot;
12 logic [7:0]
                               aw_len;
13 logic [2:0]
                               aw_size;
14 logic [1:0]
                               aw_burst;
   logic
15
                               aw_lock;
   logic [3:0]
                               aw_cache;
    logic [AXI_ID_WIDTH-1:0] aw_id;
18
   logic
                               aw_ready;
19
   logic
                               aw_valid;
20
21
   logic [AXI_ADDR_WIDTH-1:0] ar_addr;
   logic [2:0]
22
                              ar_prot;
23 logic [7:0]
                              ar_len;
   logic [2:0]
                              ar_size;
25
   logic [1:0]
                               ar_burst;
26
   logic
                               ar_lock;
27
   logic [3:0]
                               ar_cache;
   logic [AXI_ID_WIDTH-1:0] ar_id;
29
    logic
                               ar_ready;
30
   logic
                               ar_valid;
31
   logic
32
                               w_valid;
33
   logic [AXI_DATA_WIDTH-1:0] w_data;
34
   logic [AXI_STRB_WIDTH-1:0] w_strb;
35
   logic
                               w_last;
    logic
                               w_ready;
37
   logic [AXI_DATA_WIDTH-1:0] r_data;
38
39
    logic [1:0]
                               r_resp;
40
```

```
logic
                                 r_last;
41
    logic [AXI_ID_WIDTH-1:0]
                                r_id;
42
    logic
                                 r_ready;
43
    logic
                                 r_valid;
44
45
    logic [1:0]
                                 b_resp;
46
    logic [AXI_ID_WIDTH-1:0]
                                b_id;
47
    logic
                                 b_ready;
48
    logic
                                 b_valid;
49
50
     modport Master
51
52
       output aw_valid, output aw_addr, output aw_prot,
53
              output aw_len, output aw_size, output aw_burst, output aw_lock,
54
              output aw_cache, output aw_id,
55
       input aw_ready,
56
57
       output ar_valid, output ar_addr, output ar_prot,
58
              output ar_len, output ar_size, output ar_burst, output ar_lock,
59
              output ar_cache, output ar_id,
60
       input ar_ready,
61
62
       output w_valid, output w_data, output w_strb, output w_last,
63
       input w_ready,
64
65
       input r_valid, input r_data, input r_resp, input r_last, input r_id,
66
       output r_ready,
67
68
       input b_valid, input b_resp, input b_id,
69
       output b_ready
70
     );
71
72
     modport Slave
73
74
       input aw_valid, input aw_addr, input aw_prot,
75
             input aw_len, input aw_size, input aw_burst, input aw_lock,
76
             input aw_cache, input aw_id,
77
       output aw_ready,
78
79
       input ar_valid, input ar_addr, input ar_prot,
80
             input ar_len, input ar_size, input ar_burst, input ar_lock,
81
             input ar_cache, input ar_id,
82
       output ar_ready,
83
84
       input w_valid, input w_data, input w_strb, input w_last,
85
       output w_ready,
86
87
       output r_valid, output r_data, output r_resp, output r_last, output r_id,
88
```

```
input r_ready,

output b_valid, output b_resp, output b_id,

input b_ready

input b_ready

input b_ready

endinterface
```

2.1 C906 Wrapper

c906_wrap参考了openc906官方工程提供的soc例程,例化了一个openc906核和tdt_dmi_top调试模块。

通过`CPU RVBA宏定义设置CPU指令启动地址,以下展示了c906 wrap的接口信号。

```
1 module c906_wrap(
 2
      input
                       pll_core_cpuclk,
      input
                       axim_clk_en,
 4
      input
                       pad_cpu_rst_b,
 5
      input
                       pad_dtm_jtg_tclk,
 6
      input
                       pad_dtm_jtg_tdi,
 7
      input
                       pad_dtm_jtg_tms,
 8
      input
                       pad_dtm_jtg_trst_b,
9
      input
                       pad_yy_scan_enable,
      input
10
                       pad_yy_scan_mode,
      input [39:0] xx_intc_int,
11
      output [1:0] core0_pad_lpmd_b,
                      core0_pad_retire0,
13
      output
14
      output [39:0] core0_pad_retire0_pc,
15
      output
                      dtm_pad_jtg_tdo,
      output
                      dtm_pad_jtg_tdo_en,
16
17
18
      AXI_BUS.Master axi_mst
19);
20 endmodule
```

2.2 AXI IP

本工程需要axi_interconnect、axi2sram和axi2apb ip。

2.2.1 AXI Interconnect

本工程使用的AXI Interconnect基于开源工程: <u>alexforencich/verilog-axi: Verilog AXI components for FPGA implementation</u>

需要<u>verilog-axi/rtl at master · alexforencich/verilog-axi</u>目录下的axi_interconnect.v、arbiter.v和priority_encoder.v三个文件,

在此基础上用AXI_BUS进行了封装,得到了axi_interconnect_wrap.sv文件,需要注意的是这个ip的rst是高电平有效,接口信号如下:

```
1 // SLAVES: 1 / MASTERS: 2
2 module axi_interconnect_wrap #(
3 parameter DATA_WIDTH = 32,
    parameter ADDR_WIDTH = 32,
      parameter ID_WIDTH = 8,
 6
7
    parameter M00_BASE_ADDR = 0,
      parameter M00_ADDR_WIDTH = 32'd24,
8
10
      parameter M01_BASE_ADDR = 0,
11
      parameter M01_ADDR_WIDTH = 32'd24
12)
13 (
14 input wire
                                    clk,
     input wire
15
                                   rst,
16
    AXI_BUS.Slave
                                  s00_axi,
17
     AXI_BUS.Master
                                   m00_axi,
     AXI_BUS.Master
                                   m01_axi
19);
20 endmodule
```

2.2.2 AXI2SRAM

本工程使用的AXI2SRAM基于开源openc906中smart_run-axi_slave128例程: openc906/smart_run/logical/axi/axi_slave128.v at main · XUANTIE-RV/openc906

使用AXI_BUS封装得到axi_slvae_warp.v文件,接口信号如下:

```
);
endmodule
```

在axi_slave128的基础上修改了例化的sram大小,本工程集成了一块256KB的SRAM,shape为为16384x128,带写字节掩码功能,verilog代码如下:

```
1 module f_spsram_16384x128 (
 3 CEN,
 4 CLK,
 5 D,
 6 Q,
 7 WEN
 8);
 9
10 input
        [13:0]
                                        Α;
11 input
                                        CEN;
12 input
                                        CLK;
13 input [127:0]
                                        D;
14 input [15:0]
                                        WEN;
15 output reg [127:0] Q;
17 reg [127:0] mem [0:16384-1];
18 integer i;
19
20 always @(posedge CLK) begin
21 for (i=0; i<16; i=i+1) begin
                if (~CEN && ~WEN[i])
22
                         mem[A][i*8 +: 8] <= D[i*8 +: 8];
23
         end
25 end
26
27 always @(posedge CLK) begin
28 if (~CEN && (&WEN))
29
                 Q <= mem[A];
30 end
31
32 endmodule
```

2.2.3 AXI2APB

本工程使用的AXI2APB基于开源工程: <u>adki/gen_amba_2021</u>: <u>AMBA bus generator including_AXI4, AXI3, AHB, and APB</u>

使用gen_amba_2021生成了带1个axi slave, 2个apb master的ip, 并在此基础上使用AXI BUS 进行封装,接口信号如下:

```
1 module axi2apb_wrap
      parameter AXI_WIDTH_AD = 32, // address width
       parameter AXI_WIDTH_DA = 32, // data width
 5
       parameter WIDTH_PAD = 32, // address width
       parameter WIDTH_PDA = 32, // data width
 6
       parameter ADDR_PBASE0 = 32'hC00000000,
7
8
       parameter ADDR_PLENGTH0 = 16,
9
       parameter ADDR_PBASE1 = 32'hC0001000,
        parameter ADDR_PLENGTH1 = 16,
10
       parameter CLOCK_RATIO = 2'b00 // 0=1:1, 3=async
11
12
       )
13 (
14
      input wire
                               ARESETn,
      input wire
15
                               ACLK,
16
      input wire
                               PRESETn,
17
      input wire
                               PCLK,
      AXI BUS.Slave
                               AXI_SLAVE,
19
      output wire [WIDTH_PAD-1:0] M_PADDR,
20
      output wire
                               M_PENABLE,
21
    output wire
                               M_PWRITE,
22
      output wire [WIDTH_PDA-1:0] M_PWDATA,
      output wire
      input wire [WIDTH_PDA-1:0] M0_PRDATA,
     input wire
                               MO_PREADY,
      input wire
                               MO_PSLVERR,
26
                               M1_PSEL,
27
      output wire
      input wire [WIDTH_PDA-1:0] M1_PRDATA,
28
29
      input wire
                              M1_PREADY,
      input wire
                              M1_PSLVERR
30
31);
32 endmodule
```

2.3 APB IP

2.3.1 APB2REG

本工程使用gpt生成了一个简单的apb2reg模块,带有16个32bit的寄存器,verilog代码如下:

```
1 module apb_to_reg #(
2    parameter ADDR_WIDTH = 6,
```

```
parameter DATA_WIDTH = 32
 <sup>4</sup><sub>5</sub> ) (
       input wire
                                           pclk,
 6
       input wire
                                           presetn,
 7
       input wire [ADDR_WIDTH-1:0]
                                           paddr,
 8
       input wire
                                           psel,
 9
       input wire
                                           penable,
10
       input wire
                                           pwrite,
11
       input wire [DATA_WIDTH-1:0]
                                           pwdata,
12
       output reg [DATA_WIDTH-1:0]
                                           prdata,
13
       output reg
                                           pready,
14
       output reg
                                           pslverr
15
16
17
       localparam NUM_REGS = 16;
18
       reg [DATA_WIDTH-1:0] registers[0:NUM_REGS-1];
19
20
       localparam IDLE = 1'b0;
21
       localparam ACCESS = 1'b1;
22
       reg state;
23
24
       wire [3:0] reg_addr = paddr[5:2];
25
26
       always @(posedge pclk or negedge presetn) begin
27
            if (!presetn) begin
28
                state <= IDLE;</pre>
29
                pready <= 1'b0;
30
                pslverr <= 1'b0;
31
                prdata <= {DATA_WIDTH{1'b0}};</pre>
32
                for (integer j = 0; j < NUM_REGS; j = j + 1) begin</pre>
33
                     registers[j] <= {DATA_WIDTH{1'b0}};</pre>
34
                end
35
            end else begin
36
                pslverr <= 1'b0;
37
                case (state)
38
                     IDLE: begin
39
                         if (psel && !penable) begin
40
                             state <= ACCESS;</pre>
41
                         end
42
                     end
43
                     ACCESS: begin
44
                         pready <= 1'b1;</pre>
45
                         if (psel && penable) begin
46
                             if (pwrite) begin
47
                                  registers[reg_addr] <= pwdata;</pre>
48
                             end
49
                             else begin
50
                                  prdata <= registers[reg_addr];</pre>
51
```

```
52
                               state <= IDLE;</pre>
                          end
54
                      end
                      default: state <= IDLE;</pre>
56
                endcase
57
                if (!psel) begin
58
                      pready <= 1'b0;</pre>
59
                 end
60
            end
61
        end
62
   endmodule
```

2.3.2 APB2URAT

本工程使用的AXI2SRAM基于开源openc906中smart_run-uart例程: openc906/smart_run/logical/uart at main · XUANTIE-RV/openc906

接口信号如下:

```
module uart(
apb_uart_paddr,
apb_uart_penable,
apb_uart_psel,
apb_uart_pwdata,
apb_uart_pwrite,
rst_b,
s_in,
s_out,
sys_clk,
uart_apb_prdata,
uart_vic_int
};
endmodule
```

2.3.3 APB SUB-SYSTEM

apb sub system模块用于例化apb相关ip,包括了apb2reg和apb2uart

```
input
                            m_penable,
       input
                            m_pwrite,
 7
       input
                    [31:0] m_pwdata,
 8
       // REG
 9
       input
                            m0_psel,
10
                    [31:0] m0_prdata,
       output
11
       output
                            m0_pready,
12
       output
                            m0_pslverr,
13
       // URATO
14
       input
                            m1_psel,
15
       output
                    [31:0] m1_prdata,
16
       output
                            m1_pready,
17
       output
                            m1_pslverr,
18
       // URATO
19
       input
                            uart0_rx,
20
       output
                            urat0_tx,
21
                            uart0_int
       output
22
23);
   endmodule
```

2.4 集成

通过之前的封装,SOC顶层集成十分清晰,verilog代码如下:

```
1 module soc (
 2
                  i_pad_clk,
           input
 3
           input
                   i_pad_rst_b,
                  i_pad_jtg_nrst_b,
 4
           input
                  i_pad_jtg_tclk,
 5
           input
 6
           input
                  i_pad_jtg_tdi,
 7
           input
                  i_pad_jtg_tms,
8
                   i_pad_jtg_trst_b,
           input
9
           output o_pad_jtg_tdo,
10
           input
                   i_pad_uart_rx,
11
           output o_pad_uart_tx
12);
13
14 wire pad_cpu_rst_b = i_pad_rst_b & i_pad_jtg_nrst_b;
15 wire aclk;
16 wire aclk_en;
17 wire arst_n = pad_cpu_rst_b;
18 per_clk_gen x_per_clk_gen (
19
           .ckl_i
                       (i_pad_clk),
           .per_clk
20
                       (aclk),
           .axi_clk_en (aclk_en)
21
22);
```

```
24 // SLAVEO: BROM
25 // SLAVE1: SRAM
26 // SLAVE2: APB
27 // SLAVE3: DRAM
28 //----
29 localparam AXI_ADDR_WIDTH = 40;
30 localparam AXI_DATA_WIDTH = 128;
31 AXI_BUS #(
32
       .AXI_ADDR_WIDTH(AXI_ADDR_WIDTH),
33
      .AXI_DATA_WIDTH(AXI_DATA_WIDTH),
      .AXI_ID_WIDTH(8)
34
35 ) axi_node_in[0:0]();
36 AXI_BUS #(
      .AXI_ADDR_WIDTH(AXI_ADDR_WIDTH),
      .AXI_DATA_WIDTH(AXI_DATA_WIDTH),
      .AXI_ID_WIDTH(8)
40 ) axi_node_out[1:0]();
41
42 axi_interconnect_wrap #(
43
         .DATA_WIDTH
                        (AXI_DATA_WIDTH),
          .ADDR_WIDTH
                         (AXI_ADDR_WIDTH),
45
          .ID_WIDTH
                         (8),
46
          .MOO_BASE_ADDR (`SRAM_BASE_BASE),
47
          .MOO_ADDR_WIDTH (`SRAM_ADDR_LEN),
          .MO1_BASE_ADDR (`APB_BASE_BASE),
48
49
          .M01_ADDR_WIDTH (`APB_ADDR_LEN)
50 ) x_axi_interconnect_wrap (
         .clk
                  (aclk),
          .rst (~arst_n),
53
         .s00_axi (axi_node_in[0]),
          .m00_axi (axi_node_out[0]),
54
55
          .m01_axi (axi_node_out[1])
56);
57
58 //----
59 // SRAM
60 //----
61 axi_slave_warp #(
62
          .AXI_ADDR_WIDTH (AXI_ADDR_WIDTH),
63
          .AXI_DATA_WIDTH (AXI_DATA_WIDTH),
          .AXI_ID_WIDTH (8)
65 ) x_axi_slave_warp (
         .aclk
                         (aclk),
66
                       (arst_n),
67
          .arst_n
          .axi_slave_if (axi_node_out[0])
68
69);
70
```

```
72 // C906
 73 //-----
 74 wire [39:0] xx_intc_int;
 <sup>75</sup> c906_wrap x_c906_wrap(
 76
            .pll_core_cpuclk
                                  (i_pad_clk),
 77
            .axim_clk_en
                                  (aclk_en),
 78
            .pad_cpu_rst_b
                                  (pad_cpu_rst_b),
 79
            .pad_dtm_jtg_tclk
                                  (i_pad_jtg_tclk),
 80
            .pad_dtm_jtg_tdi
                                  (i_pad_jtg_tdi),
 81
            .pad_dtm_jtg_tms
                                 (i_pad_jtg_tms),
 82
            .pad_dtm_jtg_trst_b
                                 (i_pad_jtg_trst_b),
 83
            .pad_yy_scan_enable
                                  (1'b0),
 84
            .pad_yy_scan_mode
                                  (1'b0),
 85
                                  (xx_intc_int),
            .xx_intc_int
 86
            .core0_pad_lpmd_b
                                  (),
 87
            .core0_pad_retire0
                                  (),
 88
            .core0_pad_retire0_pc (),
 89
            .dtm_pad_jtg_tdo
                                  (o_pad_jtg_tdo),
 90
            .dtm_pad_jtg_tdo_en (),
 91
            .axi_mst
                                  (axi_node_in[0])
92);
 93
 95 // AXI TO APB BRIDGE
 96 //----
 97 wire pclk = aclk;
 98 wire prst_n = arst_n;
 99
100 wire
           [31:0] m_paddr;
^{101} wire
                    m_penable;
102 wire
                   m_pwrite;
103 wire
            [31:0] m_pwdata;
104 wire
                    m0_psel;
105 wire
            [31:0] mO_prdata;
106 wire
                    m0_pready;
107 wire
                    m0_pslverr;
108 wire
                    m1_psel;
109 wire
            [31:0] m1_prdata;
110 wire
                    m1_pready;
111 wire
                            m1_pslverr;
112
113
^{114} axi2apb_wrap #(
115
            .AXI_WIDTH_SID (8),
116
            .AXI_WIDTH_AD (AXI_ADDR_WIDTH),
117
            .AXI_WIDTH_DA (AXI_DATA_WIDTH),
118
            .WIDTH_PAD
                         (32),
119
```

```
.WIDTH_PDA
                             (32),
120
             .ADDR_PBASE0
                             (`NPU_BASE_ADDR),
121
             .ADDR_PLENGTHO (`NPU_ADDR_LEN),
122
                             (`UARTO_BASE_ADDR),
             .ADDR_PBASE1
123
             .ADDR_PLENGTH1 (`UARTO_ADDR_LEN),
124
             .CLOCK_RATIO
                             (2'b00)
125
    ) x_axi2apb_wrap (
126
             .ARESETn
                             (arst_n),
127
             .ACLK
                             (aclk),
128
             .PRESETn
                             (prst_n),
129
                             (pclk),
             .PCLK
130
             .AXI_SLAVE
                             (axi_node_out[1]),
131
                             (m_paddr),
             .M_PADDR
132
             .M_PENABLE
                             (m_penable),
133
             .M_PWRITE
                             (m_pwrite),
134
                             (m_pwdata),
             .M_PWDATA
135
             .MO_PSEL
                             (m0_psel),
136
                             (m0_prdata),
             .MO_PRDATA
137
                             (m0_pready),
             .MO_PREADY
138
             .MO_PSLVERR
                             (m0_pslverr),
139
             .M1_PSEL
                             (m1_psel),
140
             .M1_PRDATA
                             (m1_prdata),
141
             .M1_PREADY
                             (m1_pready),
142
             .M1_PSLVERR
                             (m1_pslverr)
143
144);
145
146 wire uart0_int;
147 apb_sub_system x_apb_sub_system(
             .pclk
                          (pclk),
148
                          (prst_n),
             .prst_n
149
                          (m_paddr),
             .m_paddr
150
                         (m_penable),
             .m_penable
151
                          (m_pwrite),
             .m_pwrite
152
             .m_pwdata
                          (m_pwdata),
153
             .m0_psel
                          (m0_psel),
154
                          (m0_prdata),
             .m0_prdata
155
                          (m0_pready),
             .mO_pready
156
             .m0_pslverr (m0_pslverr),
157
             .m1_psel
                          (m1_psel),
158
                         (m1_prdata),
             .m1_prdata
159
                          (m1_pready),
             .m1_pready
160
             .m1_pslverr (m1_pslverr),
161
             .uart0_rx
                          (i_pad_uart_rx),
162
                          (o_pad_uart_tx),
             .urat0_tx
163
             .uart0_int (uart0_int)
164
165);
    assign xx_intc_int = {39'd0, uart0_int};
166
167
```

endmodule

其中的宏定义在addr_map.svh文件中定义:

```
2 // AXI MEMORY MAP
3 //-----
4 `define BROM_ADDR_BASE 40'H00_0000_0000
5 'define BROM_ADDR_LEN 32'd28
6 `define SRAM_ADDR_BASE 40'H00_1000_0000
7 `define SRAM_ADDR_LEN 32'd28
8 `define APB_ADDR_BASE 40'H00_2000_0000
9 `define APB_ADDR_LEN 32'd28
10 `define C906_ADDR_BASE 40'H00_3000_0000
11 `define C906_ADDR_LEN 32'd28
12 `define DRAM_ADDR_BASE 40'H00_4000_0000
13 `define DRAM_ADDR_LEN 32'd30
14
16 // APB SUB-SYSTEM MEMORY MAP
17 //----
19 `define NPU_ADDR_LEN 12 // 4KB
20 `define UARTO_BASE_ADDR 40'H00_2000_2000
21 `define UARTO_ADDR_LEN 12 // 4KB
23
24 //-----
25 // CPU RESET BOOT ADDR
26 //-----
27 `define CPU_RVBA `SRAM_ADDR_BASE
28 `define C906_PLIC `C906_ADDR_BASE
```

CPU_RVBA定义了CPU核复位后指令开始运行的地址,本工程设置为SRAM的BASE地址,即从SRAM启动程序。