CSC 252: Computer Organization Spring 2021: Lecture 12

Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester


Announcement


- Programming assignment 3 is out
 - Details: https://www.cs.rochester.edu/courses/252/spring2021/labs/assignment3.html
 - Due on **March 23**, 11:59 PM
 - You (may still) have 3 slip days


7	8	9	10	11	12	13
				Today		
14	15	16	17	18	19	20
21	22	23	24	25	26	27
		Due		Mid-term		


Announcement


- Programming assignment 3 is in x86 assembly language. Seek help from TAs.
- TAs are best positioned to answer your questions about programming assignments!!!
- Programming assignments do NOT repeat the lecture materials.
 They ask you to synthesize what you have learned from the lectures and work out something new.



































 Flip-flop: Only latches data for a brief period









- Flip-flop: Only latches data for a brief period
- Value latched depends on data as C rises (i.e., 0->1); usually called at the rising edge of C
- Output remains stable at all other times


Registers




- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal


Registers







- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal












- Stores data bits
- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register



- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register




- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer.





- A special C: periodically oscillating between 0 and 1
- That's called the clock signal. Generated by a crystal oscillator inside your computer.






- A special C: periodically oscillating between 0 and 1
- That's called the clock signal. Generated by a crystal oscillator inside your computer.







- A special C: periodically oscillating between 0 and 1
- That's called the clock signal. Generated by a crystal oscillator inside your computer.




• Cycle time of a clock signal: the time duration between two rising edges.




• Cycle time of a clock signal: the time duration between two rising edges.




- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.




- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz




- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz
 - The cycle time is $1/10^9 = 1$ ns




• A register file consists of a set of registers that you can individually read from and write to.




- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out




- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out




- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out




- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out




- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value



- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value
- How do we build a register file out of individual registers??




Register File Read


• Continuously read a register independent of the clock signal





Register File Read

Continuously read a register independent of the clock signal











Only write the a specific register when the clock rises. How??



Only write the a specific register when the clock rises. How??



Decoder

W1	W0	C 3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

W0 _ W1 -

-C0

-C1

_C2

_C3

Decoder

W1	W0	C 3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

C2 = W1 & !W0

C3 = W1 & W0

_C0

-C1

_C2

_C3

Decoder


W1	WO	C 3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0


C0 = !W1 & !W0


C1=!W1 & W0


C2 = W1 & !W0


C3 = W1 & W0



















 This implementation can read 1 register and write 1 register at the same time: 1 read port and 1 write port


• What if we want to read multiple registers at the same time?




• What if we want to read multiple registers at the same time?




What if we want to read multiple registers at the same time?



Is this correct? What if we don't want to write anything?




Is this correct? What if we don't want to write anything?




Processor Microarchitecture

- Sequential, single-cycle microarchitecture implementation
 - Basic idea
 - Hardware implementation
- Pipelined microarchitecture implementation
 - Basic Principles
 - Difficulties: Control Dependency
 - Difficulties: Data Dependency


- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06









- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06









- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06









- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06










- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06







- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06






- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06







- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06





- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06












- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?

How do these logics get implemented?




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?


How do these logics get implemented?





- When the rising edge of the clock arrives, the RF/PC/Flags will be written.
- So the following has to be ready: newData, nPC, which means Logic1, Logic2, Logic3, and Logic4 has to finish.




- Let's say the binary encoding for jle .LO is 71 012300000000000
- What are the logics now?








- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



Executing a JLE instruction


• Logic 3??




Executing a JLE instruction

• Logic 3??


if
$$(s0 == 6) \text{ nPC} = \text{oPC} + 2$$
;




Executing a JLE instruction




Executing a JLE instruction




Logic 4? Does JLE write flags?





- Logic 4? Does JLE write flags?
- Need another piece of logic.





- Logic 4? Does JLE write flags?
- Need another piece of logic.
- Logic 5: if (s0 == 7) EnableF = 0; else if (s0 == 6) EnableF = 1;

































Executing a MOV instruction


How do we modify the hardware to execute a move instruction?



D


rmmovq rA, D(rB)

0 rA rB




move rA to the memory address rB + D

rmmovq rA, D(rB) 4 0 rA rB D




move rA to the memory address rB + D


rmmovq rA, D(rB) 4 0 rA rB D




rmmovq rA, D(rB) 4 0 rA rB D




rmmovq rA, D(rB) 4 0 rA rB D



rmmovq rA, D(rB) 4 0 rA rB D




rmmovq rA, D(rB) 4 0 rA rB D




rmmovq rA, D(rB) 4 0 rA rB D

- Need new logic (Logic 6) to select the input to the ALU for Enable.
- How about other logics?



How About Memory to Register MOV?

move data at memory address rB + D to rA



How About Memory to Register MOV?

move data at memory address rB + D to rA

