CSC 252: Computer Organization Spring 2021: Lecture 12

Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester


Announcement


- Programming assignment 3 is out
 - Details: https://www.cs.rochester.edu/courses/252/spring2021/labs/assignment3.html
 - Due on **March 23**, 11:59 PM
 - You (may still) have 3 slip days


7	8	9	10	11	12	13
				Today		
14	15	16	17	18	19	20
21	22	23	24	25	26	27
		Due		Mid-term		


Announcement


- Programming assignment 3 is in x86 assembly language. Seek help from TAs.
- TAs are best positioned to answer your questions about programming assignments!!!
- Programming assignments do NOT repeat the lecture materials.
 They ask you to synthesize what you have learned from the lectures and work out something new.



































 Flip-flop: Only latches data for a brief period









- Flip-flop: Only latches data for a brief period
- Value latched depends on data as C rises (i.e., 0->1); usually called at the rising edge of C
- Output remains stable at all other times


Registers




- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal


Registers







- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal












- Stores data bits
- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register



- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register




- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer.





- A special C: periodically oscillating between 0 and 1
- That's called the clock signal. Generated by a crystal oscillator inside your computer.






- A special C: periodically oscillating between 0 and 1
- That's called the clock signal. Generated by a crystal oscillator inside your computer.







- A special C: periodically oscillating between 0 and 1
- That's called the clock signal. Generated by a crystal oscillator inside your computer.




• Cycle time of a clock signal: the time duration between two rising edges.




• Cycle time of a clock signal: the time duration between two rising edges.




- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.




- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz




- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz
 - The cycle time is $1/10^9 = 1$ ns




• A register file consists of a set of registers that you can individual read from and write to.




- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out




- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out




- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out




- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out




- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value



- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value
- How do we build a register file out of individual registers??




Register File Read


• Continuously read a register independent of the clock signal





Register File Read

Continuously read a register independent of the clock signal











Only write the a specific register when the clock rises. How??



Only write the a specific register when the clock rises. How??



Decoder

W1	W0	C 3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

W0 _ W1 -

-C0

-C1

_C2

_C3

Decoder

W1	W0	C 3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

C2 = W1 & !W0

C3 = W1 & W0

_C0

-C1

_C2

_C3

Decoder


W1	WO	C 3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0


C0 = !W1 & !W0


C1=!W1 & W0


C2 = W1 & !W0


C3 = W1 & W0



















 This implementation can read 1 register and write 1 register at the same time: 1 read port and 1 write port


• What if we want to read multiple registers at the same time?




• What if we want to read multiple registers at the same time?




What if we want to read multiple registers at the same time?



Is this correct? What if we don't want to write anything?




Is this correct? What if we don't want to write anything?




Processor Microarchitecture

- Sequential, single-cycle microarchitecture implementation
 - Basic idea
 - Hardware implementation
- Pipelined microarchitecture implementation
 - Basic Principles
 - Difficulties: Control Dependency
 - Difficulties: Data Dependency


- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06









- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06









- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06









- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06










- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06







- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06






- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06







- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06





- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06












- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?

How do these logics get implemented?




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?


How do these logics get implemented?





- When the rising edge of the clock arrives, the RF/PC/Flags will be written.
- So the following has to be ready: newData, nPC, which means Logic1, Logic2, Logic3, and Logic4 has to finish.




- Let's say the binary encoding for jle .LO is 71 012300000000000
- What are the logics now?








- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



Executing a JLE instruction


• Logic 3??




Executing a JLE instruction

• Logic 3??


if
$$(s0 == 6) \text{ nPC} = \text{oPC} + 2$$
;




Executing a JLE instruction




Executing a JLE instruction




Logic 4? Does JLE write flags?





- Logic 4? Does JLE write flags?
- Need another piece of logic.





- Logic 4? Does JLE write flags?
- Need another piece of logic.
- Logic 5: if (s0 == 7) EnableF = 0; else if (s0 == 6) EnableF = 1;

































Executing a MOV instruction


How do we modify the hardware to execute a move instruction?



D


rmmovq rA, D(rB)

0 rA rB




move rA to the memory address rB + D

rmmovq rA, D(rB) 4 0 rA rB D




move rA to the memory address rB + D


rmmovq rA, D(rB) 4 0 rA rB D




rmmovq rA, D(rB) 4 0 rA rB D




rmmovq rA, D(rB) 4 0 rA rB D



rmmovq rA, D(rB) 4 0 rA rB D




rmmovq rA, D(rB) 4 0 rA rB D




rmmovq rA, D(rB) 4 0 rA rB D

- Need new logic (Logic 6) to select the input to the ALU for Enable.
- How about other logics?




How About Memory to Register MOV?


move data at memory address rB + D to rA





How About Memory to Register MOV?


move data at memory address rB + D to rA















Microarchitecture Overview


Think of it as a state machine


Every cycle, one instruction gets executed. At the end of the cycle, architecture states get modified.

States (All updated as clock rises)


- PC register
- Cond. Code register
- Data memory
- Register file










- state set according to second irmovg instruction
- combinational logic starting to react to state changes







- state set according to second irmovg instruction
- combinational logic generates results for addq instruction





- state set according to addq instruction
- combinational logic starting to react to state changes





- state set according to addq instruction
- combinational logic generates results for je instruction

Another Way to Look At the Microarchitecture

Principles:

- Execute each instruction one at a time, one after another
- Express every instruction as series of simple steps
- Dedicated hardware structure for completing each step
- Follow same general flow for each instruction type

Fetch: Read instruction from instruction memory


Decode: Read program registers

Execute: Compute value or address

Memory: Read or write data

Write Back: Write program registers

PC: Update program counter



Fetch

Read instruction from instruction memory

Decode

Read program registers

Execute

Compute value or address

Memory


Read or write data

Write Back

Write program registers

PC

Update program counter





	OPq rA, rB
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M ₁ [PC+1]
	valP ← PC+2

Read instruction byte Read register byte

Compute next PC



	OPq rA, rB
	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
	valB ← R[rB]

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B



	OPq rA, rB
Fetch	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB OP valA
	Set CC

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register



	OPq rA, rB
Fetch	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB OP valA
	Set CC
Memory	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register



	OPq rA, rB
Fetch	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
Decode	valB ← R[rB]
Execute	valE ← valB OP valA
	Set CC
Memory	
Write	R[rB] ← valE
back	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result

Stage Computation: Arith/Log. Ops



	OPq rA, rB
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB OP valA
	Set CC
Memory	
Write	R[rB] ← valE
back	
PC update	PC ← valP

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result

Update PC

rmmovq rA, D(rB) 4 0 rA rB D

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Estab	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10

Read instruction byte Read register byte Read displacement D Compute next PC

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₈ [valE] ← valA

Read instruction byte

Read register byte

Read displacement D

Compute next PC

Read operand A

Read operand B

Compute effective address

Write value to memory

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₈ [valE] ← valA
Write	
back	

Read instruction byte Read register byte

Read displacement D

Compute next PC

Read operand A

Read operand B

Compute effective address

Write value to memory

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M ₁ [PC+1]
i etcii	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₈ [valE] ← valA
Write	
back	
PC update	PC ← valP

Read instruction byte

Read register byte
Read displacement D

Compute next PC

Read operand A

Read operand B

Compute effective address

Write value to memory

Update PC

jXX Dest

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$
	valP ← PC+9

Read instruction byte

Read destination address Fall through address

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$
Decode	

Read instruction byte

Read destination address Fall through address

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$
Decode	
Execute	Cnd ← Cond(CC,ifun)

Read instruction byte

Read destination address Fall through address

Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$
Decode	
Execute	Cnd ← Cond(CC,ifun)
Memory	

Read instruction byte

Read destination address Fall through address

Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$
Decode	
Execute	Cnd ← Cond(CC,ifun)
Memory	
Write	
back	

Read instruction byte

Read destination address Fall through address

Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest	
	icode:ifun ← M₁[PC]	Read instruction byte
Fetch	valC ← M ₈ [PC+1] valP ← PC+9	Read destination address
	Vair ← PC+9	Fall through address
Decode		
Execute	Cnd ← Cond(CC,ifun)	Take branch?
Memory		
Write		
back		
PC update	PC ← Cnd ? valC : valP	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Processor Microarchitecture

- Sequential, single-cycle microarchitecture implementation
 - Basic idea
 - Hardware implementation
- Pipelined microarchitecture implementation
 - Basic Principles
 - Difficulties: Control Dependency
 - Difficulties: Data Dependency

Sequential



Sequential



Pipelined



Sequential




Pipelined



Idea

- Divide process into independent stages
- Move objects through stages in sequence
- At any given times, multiple objects being processed


Computational Example



System

- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Must have clock cycle time of at least 320 ps

3-Stage Pipelined Version




System

- Divide combinational logic into 3 blocks of 100 ps each
- Can begin new operation as soon as previous one passes through stage A.
 - Begin new operation every 120 ps
- Overall latency increases
 - 360 ps from start to finish

Pipeline Diagrams

Unpipelined OP1 OP2 OP3 Time

Cannot start new operation until previous one completes



• Up to 3 operations in process simultaneously