

CSC 252: Computer Organization

Spring 2021: Lecture 12

Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester

Announcement


- Programming assignment 3 is out
 - Details: <https://www.cs.rochester.edu/courses/252/spring2021/labs/assignment3.html>
 - Due on **March 23**, 11:59 PM
 - You (may still) have 3 slip days

7	8	9	10	11	12	13
				Today		
14	15	16	17	18	19	20
21	22	23	24	25	26	27
		Due		Mid-term		


Announcement

- Programming assignment 3 is in x86 assembly language. Seek help from TAs.
- TAs are best positioned to answer your questions about programming assignments!!!
- Programming assignments do NOT repeat the lecture materials. They ask you to synthesize what you have learned from the lectures and work out something new.


Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)





Edge-Triggered Latch (Flip-Flop)





Edge-Triggered Latch (Flip-Flop)



Edge-Triggered Latch (Flip-Flop)





Edge-Triggered Latch (Flip-Flop)





- Flip-flop: Only latches data for a brief period

Edge-Triggered Latch (Flip-Flop)




- Flip-flop: Only latches data for a brief period
- Value latched depends on data as **C rises** (i.e., 0→1); usually called at the **rising edge** of **C**

Edge-Triggered Latch (Flip-Flop)





- Flip-flop: Only latches data for a brief period
- Value latched depends on data as C **rises** (i.e., 0→1); usually called at the **rising edge** of C
- Output remains stable at all other times

Registers




- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal

Registers




- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal


Register Operation




Register Operation



Register Operation




Register Operation



- Stores data bits
- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register


Register Operation



Output ***continuously*** produces y after the rising edge unless you cut off power.


- Stores data bits
- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register

Clock Signal



- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer.


Clock Signal




- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer.




Clock Signal




- A special C : periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer.



Clock Signal




- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer.




Clock Signal

- Cycle time of a clock signal: the time duration between two rising edges.




Clock Signal

- Cycle time of a clock signal: the time duration between two rising edges.




Clock Signal

- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.




Clock Signal

- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz



Clock Signal


- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz
 - The cycle time is $1/10^9 = 1 \text{ ns}$



Register File

- A register file consists of a set of registers that you can individual read from and write to.


Register File



Register File

- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out


Register File



Register File

- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out


Register File



Register File

- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out


Register File



Register File

- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out


Register File



Register File

- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value


Register File



Register File

- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value


Register File



Register File

- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value


Register File



Register File

- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value


Register File



Register File

- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value


Register File



Register File


- A register file consists of a set of registers that you can individual read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value
- How do we build a register file out of individual registers??

Register File




Register File Read

- Continuously read a register independent of the clock signal




Register File Read


- Continuously read a register independent of the clock signal




Register File Write



Register File Write




Register File Write




Register File Write

- Only write to a specific register when the clock rises. How??



Register File Write

- Only write to a specific register when the clock rises. How??



Decoder

W1	W0	C3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

W0 _

W1 _

_C0

_C1

_C2

_C3

Decoder

W1	W0	C3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

W0 _

W1 _

_C0

_C1

_C2

_C3

$$C0 = !W1 \ \& \ !W0$$

$$C1 = !W1 \ \& \ W0$$

$$C2 = W1 \ \& \ !W0$$

$$C3 = W1 \ \& \ W0$$

Decoder


W1	W0	C3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$C0 = !W1 \ \& \ !W0$$


$$C1 = !W1 \ \& \ W0$$

$$C2 = W1 \ \& \ !W0$$


$$C3 = W1 \ \& \ W0$$




Register File Write




Register File Write




Register File Write




Register File Write



Register File Write




Register File Write



- This implementation can read 1 register and write 1 register at the same time: 1 read port and 1 write port


Multi-Port Register File

- What if we want to read multiple registers at the same time?




Multi-Port Register File

- What if we want to read multiple registers at the same time?



Multi-Port Register File


- What if we want to read multiple registers at the same time?



- This register file has 2 read ports and 1 write port. How many ports do we actually need?


Multi-Port Register File

- Is this correct? What if we don't want to write anything?



Multi-Port Register File

- Is this correct? What if we don't want to write anything?



Processor Microarchitecture

- Sequential, single-cycle microarchitecture implementation
 - Basic idea
 - Hardware implementation
- Pipelined microarchitecture implementation
 - Basic Principles
 - Difficulties: Control Dependency
 - Difficulties: Data Dependency

Executing an ADD instruction

- How does the processor execute `addq %rax,%rsi`
- The binary encoding is `60 06`


Instruction Code
Add

Function Code




Executing an ADD instruction

- How does the processor execute `addq %rax,%rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax,%rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax,%rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;



Executing an ADD instruction


- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?



Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?


How do these logics get implemented?



Executing an ADD instruction


- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?

How do these logics get implemented?




Executing an ADD instruction

- When the rising edge of the clock arrives, the RF/PC/Flags will be written.
- So the following has to be ready: newData, nPC, which means Logic1, Logic2, Logic3, and Logic4 has to finish.




Executing a JLE instruction

- Let's say the binary encoding for `jle .L0` is `71 0123000000000000`
- What are the logics now?




Executing a JLE instruction




Executing a JLE instruction

- Logic 1: if (s0 == 6) select = s1;



Executing a JLE instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



jle Dest


7

1

Dest

Executing a JLE instruction

- Logic 3??



jle Dest

7


1

Dest

Executing a JLE instruction

- Logic 3??


if (s0 == 6) nPC = oPC + 2;



Executing a JLE instruction

- Logic 3??

```
if (s0 == 6) nPC = oPC + 2;  
else if (s0 == 7) {  
  if (s1 == 1) { // jLE  
    if (Z || (S ^ O)) nPC = Dest; // jump  
    else nPC = oPC + 10; // don't jump, but add 10 (why??)  
  } else if (s1 == ...) {...}  
}
```



jle Dest


7 1

Dest

Executing a JLE instruction


- Logic 3??

```
if (s0 == 6) nPC = oPC + 2;  
else if (s0 == 7) {  
  if (s1 == 1) { // jLE  
    if (Z || (S ^ O)) nPC = Dest; // jump  
    else nPC = oPC + 10; // don't jump, but add 10 (why??)  
  } else if (s1 == ...) {...}  
}
```




Executing a JLE instruction

- Logic 4? Does JLE write flags?




Executing a JLE instruction

- Logic 4? Does JLE write flags?
- Need another piece of logic.




Executing a JLE instruction


- Logic 4? Does JLE write flags?
- Need another piece of logic.
- Logic 5: if (s0 == 7) EnableF = 0; else if (s0 == 6) EnableF = 1;




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)



Microarchitecture (So far)




Microarchitecture (So far)





Executing a MOV instruction

- How do we modify the hardware to execute a move instruction?




move rA to the memory address rB + D

rmmovq rA, D(rB)





move rA to the memory address rB + D

rmmovq rA, D(rB)



move rA to the memory address rB + D

rmmovq rA, D(rB)




move rA to the memory address rB + D

rmmovq rA, D(rB)



- Need new logic (Logic 6) to select the input to the ALU for Enable.




move rA to the memory address rB + D

`rmmovq rA, D(rB)`




- Need new logic (Logic 6) to select the input to the ALU for Enable.




move rA to the memory address rB + D

rmmovq rA, D(rB)



- Need new logic (Logic 6) to select the input to the ALU for Enable.




move rA to the memory address rB + D

rmmovq rA, D(rB)




- Need new logic (Logic 6) to select the input to the ALU for Enable.




move rA to the memory address rB + D

rmmovq rA, D(rB)



- Need new logic (Logic 6) to select the input to the ALU for Enable.
- How about other logics?




How About Memory to Register MOV?

move data at memory address $rB + D$ to rA

`mrmovq D(rB), rA`


4	0	rA	rB	D											
---	---	----	----	---	--	--	--	--	--	--	--	--	--	--	--




How About Memory to Register MOV?

move data at memory address $rB + D$ to rA


`mrmovq D(rB), rA`




Microarchitecture (with MOV)




Microarchitecture (with MOV)




Microarchitecture (with MOV)



Microarchitecture (with MOV)



Microarchitecture (with MOV)




Microarchitecture Overview



Think of it as a state machine

Every cycle, one instruction gets executed. At the end of the cycle, architecture states get modified.


States (All updated as clock rises)

- PC register
- Cond. Code register
- Data memory
- Register file







- state set according to second `irmovq` instruction
- combinational logic starting to react to state changes




Cycle 1:	0x000:	<code>irmovq \$0x100,%rbx</code>	# %rbx <-- 0x100
Cycle 2:	0x00a:	<code>irmovq \$0x200,%rdx</code>	# %rdx <-- 0x200
Cycle 3:	0x014:	<code>addq %rdx,%rbx</code>	# %rbx <-- 0x300 CC <-- 000
Cycle 4:	0x016:	<code>je dest</code>	# Not taken
Cycle 5:	0x01f:	<code>rmmovq %rbx,0(%rdx)</code>	# M[0x200] <-- 0x300





- state set according to second `irmovq` instruction
- combinational logic generates results for `addq` instruction



Cycle 1:	0x000:	irmovq \$0x100,%rbx	# %rbx <-- 0x100
Cycle 2:	0x00a:	irmovq \$0x200,%rdx	# %rdx <-- 0x200
Cycle 3:	0x014:	addq %rdx,%rbx	# %rbx <-- 0x300 CC <-- 000
Cycle 4:	0x016:	je dest	# Not taken
Cycle 5:	0x01f:	rmmovq %rbx,0(%rdx)	# M[0x200] <-- 0x300



- state set according to addq instruction
- combinational logic starting to react to state changes



- state set according to `addq` instruction
- combinational logic generates results for `je` instruction

Another Way to Look At the Microarchitecture

Principles:

- Execute each instruction one at a time, one after another
- Express every instruction as series of **simple steps**
- Dedicated hardware structure for completing each step
- Follow same general flow for each instruction type

Fetch: Read instruction from instruction memory


Decode: Read program registers

Execute: Compute value or address

Memory: Read or write data

Write Back: Write program registers

PC: Update program counter



Fetch

- Read instruction from instruction memory

Decode

- Read program registers

Execute

- Compute value or address

Memory

- Read or write data

Write Back

- Write program registers

PC

- Update program counter

Stage Computation: Arith/Log. Ops



OPq rA, rB

Stage Computation: Arith/Log. Ops



Fetch		
Fetch	$OPq\ rA,\ rB$	
	$icode:ifun \leftarrow M_1[PC]$	Read instruction byte
	$rA:rB \leftarrow M_1[PC+1]$	Read register byte
	$valP \leftarrow PC+2$	Compute next PC

Stage Computation: Arith/Log. Ops



	OPq rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	rA:rB $\leftarrow M_1[PC+1]$	Read register byte
	valP $\leftarrow PC+2$	Compute next PC
Decode	valA $\leftarrow R[rA]$	Read operand A
	valB $\leftarrow R[rB]$	Read operand B

Stage Computation: Arith/Log. Ops



	OPq rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	rA:rB $\leftarrow M_1[PC+1]$	Read register byte
	valP $\leftarrow PC+2$	Compute next PC
Decode	valA $\leftarrow R[rA]$	Read operand A
	valB $\leftarrow R[rB]$	Read operand B
Execute	valE $\leftarrow \text{valB OP valA}$	Perform ALU operation
	Set CC	Set condition code register

Stage Computation: Arith/Log. Ops



	$OPq \ rA, \ rB$	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	Read operand A Read operand B
Execute	$valE \leftarrow valB \ OP \ valA$ Set CC	Perform ALU operation Set condition code register
Memory		

Stage Computation: Arith/Log. Ops



	OPq rA, rB	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
	$\text{rA:rB} \leftarrow M_1[\text{PC}+1]$	Read register byte
	$\text{valP} \leftarrow \text{PC}+2$	Compute next PC
Decode	$\text{valA} \leftarrow R[\text{rA}]$	Read operand A
	$\text{valB} \leftarrow R[\text{rB}]$	Read operand B
Execute	$\text{valE} \leftarrow \text{valB OP valA}$	Perform ALU operation
	Set CC	Set condition code register
Memory		
Write back	$R[\text{rB}] \leftarrow \text{valE}$	Write back result

Stage Computation: Arith/Log. Ops



	OPq rA, rB	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	Read operand A Read operand B
Execute	$valE \leftarrow valB \ OP \ valA$ Set CC	Perform ALU operation Set condition code register
Memory		
Write back	$R[rB] \leftarrow valE$	Write back result
PC update	$PC \leftarrow valP$	Update PC

Stage Computation: `rmmovq`

`rmmovq rA, D(rB)`

4

0

rA

rB

D

`rmmovq rA, D(rB)`

Stage Computation: `rmmovq`

`rmmovq rA, D(rB)`



Fetch	<code>rmmovq rA, D(rB)</code>
	<code>icode:ifun ← M₁[PC]</code>
	<code>rA:rB ← M₁[PC+1]</code>
	<code>valC ← M₈[PC+2]</code>
	<code>valP ← PC+10</code>

Read instruction byte

Read register byte

Read displacement D

Compute next PC

Stage Computation: `rmmovq`

`rmmovq rA, D(rB)`



	<code>rmmovq rA, D(rB)</code>
Fetch	<code>icode:ifun ← M₁[PC]</code> <code>rA:rB ← M₁[PC+1]</code> <code>valC ← M₈[PC+2]</code> <code>valP ← PC+10</code>
Decode	<code>valA ← R[rA]</code> <code>valB ← R[rB]</code>

Read instruction byte

Read register byte

Read displacement D

Compute next PC

Read operand A

Read operand B

Stage Computation: `rmmovq`

`rmmovq rA, D(rB)`



	<code>rmmovq rA, D(rB)</code>
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC}+10$
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$

Read instruction byte
 Read register byte
 Read displacement D
 Compute next PC
 Read operand A
 Read operand B
 Compute effective address

Stage Computation: `rmmovq`

`rmmovq rA, D(rB)`



	<code>rmmovq rA, D(rB)</code>	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC}+10$	Read instruction byte Read register byte Read displacement D Compute next PC
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	Read operand A Read operand B
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Compute effective address
Memory	$M_8[\text{valE}] \leftarrow \text{valA}$	Write value to memory

Stage Computation: `rmmovq`

`rmmovq rA, D(rB)`



	<code>rmmovq rA, D(rB)</code>
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC}+10$
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$
Memory	$M_8[\text{valE}] \leftarrow \text{valA}$
Write back	

Read instruction byte
 Read register byte
 Read displacement D
 Compute next PC
 Read operand A
 Read operand B
 Compute effective address
 Write value to memory

Stage Computation: `rmmovq`

`rmmovq rA, D(rB)`



	<code>rmmovq rA, D(rB)</code>	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC}+10$	Read instruction byte Read register byte Read displacement D Compute next PC
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	Read operand A Read operand B
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Compute effective address
Memory	$M_8[\text{valE}] \leftarrow \text{valA}$	Write value to memory
Write back		
PC update	$\text{PC} \leftarrow \text{valP}$	Update PC

Stage Computation: Jumps

jXX Dest

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Stage Computation: Jumps

	jXX Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	valC $\leftarrow M_8[PC+1]$	Read destination address
	valP $\leftarrow PC+9$	Fall through address

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Stage Computation: Jumps

	jXX Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	valC $\leftarrow M_8[PC+1]$	Read destination address
	valP $\leftarrow PC+9$	Fall through address
Decode		

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Stage Computation: Jumps

	jXX Dest	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
	$\text{valC} \leftarrow M_8[\text{PC}+1]$	Read destination address
	$\text{valP} \leftarrow \text{PC}+9$	Fall through address
Decode		
Execute	$\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$	Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Stage Computation: Jumps

	jXX Dest	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
	$\text{valC} \leftarrow M_8[\text{PC}+1]$	Read destination address
	$\text{valP} \leftarrow \text{PC}+9$	Fall through address
Decode		
Execute	$\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$	Take branch?
Memory		

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Stage Computation: Jumps

	jXX Dest	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
	$\text{valC} \leftarrow M_8[\text{PC}+1]$	Read destination address
	$\text{valP} \leftarrow \text{PC}+9$	Fall through address
Decode		
Execute	$\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$	Take branch?
Memory		
Write back		

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Stage Computation: Jumps

	jXX Dest	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	Read instruction byte
	$\text{valC} \leftarrow M_8[\text{PC}+1]$	Read destination address
	$\text{valP} \leftarrow \text{PC}+9$	Fall through address
Decode		
Execute	$\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$	Take branch?
Memory		
Write back		
PC update	$\text{PC} \leftarrow \text{Cnd} ? \text{valC} : \text{valP}$	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Processor Microarchitecture

- Sequential, single-cycle microarchitecture implementation
 - Basic idea
 - Hardware implementation
- Pipelined microarchitecture implementation
 - Basic Principles
 - Difficulties: Control Dependency
 - Difficulties: Data Dependency

Real-World Pipelines: Car Washes

Real-World Pipelines: Car Washes

Sequential



Real-World Pipelines: Car Washes

Sequential



Pipelined



Real-World Pipelines: Car Washes

Sequential




Pipelined



Idea

- Divide process into independent stages
- Move objects through stages in sequence
- At any given times, multiple objects being processed


Computational Example



System

- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Must have clock cycle time of at least 320 ps

3-Stage Pipelined Version



System

- Divide combinational logic into 3 blocks of 100 ps each
- Can begin new operation as soon as previous one passes through stage A.
 - Begin new operation every 120 ps
- Overall latency increases
 - 360 ps from start to finish


Pipeline Diagrams

Unpipelined



- Cannot start new operation until previous one completes

3-Stage Pipelined



- Up to 3 operations in process simultaneously