CSC 252: Computer Organization Spring 2019: Lecture 13

Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester

Action Items:

Assignment 3 is due March 1, midnight ***

Announcement


- Lab 3 is due on March 1, midnight
- If you had finished Lab3 without cookie issues you don't have to do it again.
- If you had cookie issues, most likely you worked in a pair, then generate a new cookie, and you have until March 11 midnight to submit Lab 3.

Announcement

- Mid-term exam: March 7; in class
- Past exam & Problem set: http://www.cs.rochester.edu/courses/252/spring2019/handouts.html
- Anything on paper is allowed (book, notes, past exams, etc.)


MON 25	TUE 26	WED 27	THU 28	FRI Mar 1
			Today	A3 due*
4	5	6	7	8
	Lecture		Midterm	


- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06





• How does the processor execute addq %rax, %rsi


• The binary encoding is 60 06












• How does the processor execute addq %rax, %rsi




Enable

Clock

Flags


• How does the processor execute addq %rax, %rsi





Enable


Clock


Flags



































- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;



- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?

How do these logics get implemented?




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?


How do these logics get implemented?





- When the rising edge of the clock arrives, the RF/PC/Flags will be written.
- So the following has to be ready: newData, nPC, which means Logic1, Logic2, Logic3, and Logic4 has to finish.




- Let's say the binary encoding for jle .LO is 71 012300000000000
- What are the logics now?








- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;



jle **Dest** 7 1 Dest


Executing a JLE instruction


• Logic 3??




• Logic 3??


if
$$(s0 == 6) \text{ nPC} = \text{oPC} + 2$$
;









Logic 4? Does JLE write flags?





- Logic 4? Does JLE write flags?
- Need another piece of logic.





- Logic 4? Does JLE write flags?
- Need another piece of logic.
- Logic 5: if (s0 == 7) EnableF = 0; else if (s0 == 6) EnableF = 1;


































Executing a MOV instruction


How do we modify the hardware to execute a move instruction?




move rA to the memory address rB + D




move rA to the memory address rB + D




move rA to the memory address rB + D




rmmovq rA, D(rB) 4 0 rA rB D




rmmovq rA, D(rB) 4 0 rA rB D




rmmovq rA, D(rB) 4 0 rA rB D



rmmovq rA, D(rB) 4 0 rA rB D




- Need new logic (Logic 6) to select the input to the ALU for Enable.
- How about other logics?




How About Memory to Register MOV?


move data at memory address rB + D to rA





How About Memory to Register MOV?


move data at memory address rB + D to rA















Microarchitecture Overview


Think of it as a state machine


Every cycle, one instruction gets executed. At the end of the cycle, architecture states get modified.

States (All updated as clock rises)


- PC register
- Cond. Code register
- Data memory
- Register file










- state set according to second irmovg instruction
- combinational logic starting to react to state changes







- state set according to second irmovg instruction
- combinational logic generates results for addq instruction





- state set according to addq instruction
- combinational logic starting to react to state changes





- state set according to addq instruction
- combinational logic generates results for je instruction

Another Way to Look At the Microarchitecture

Principles:

- Execute each instruction one at a time, one after another
- Express every instruction as series of simple steps
- Dedicated hardware structure for completing each step
- Follow same general flow for each instruction type

Fetch: Read instruction from instruction memory


Decode: Read program registers

Execute: Compute value or address

Memory: Read or write data

Write Back: Write program registers

PC: Update program counter



Fetch

Read instruction from instruction memory

Decode

Read program registers

Execute

Compute value or address

Memory


Read or write data

Write Back

Write program registers

PC

Update program counter





	OPq rA, rB
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M₁[PC+1]
	valP ← PC+2

Read instruction byte Read register byte

Compute next PC



	OPq rA, rB
	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
Decode	valB ← R[rB]

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B



	OPq rA, rB
Fetch	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB OP valA
	Set CC

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register



	OPq rA, rB
Fetch	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB OP valA
	Set CC
Memory	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register



	OPq rA, rB
Fetch	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB OP valA
Lxecute	Set CC
Memory	
Write	R[rB] ← valE
back	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result



	OPq rA, rB
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Dooodo	valA ← R[rA]
Decode	valB ← R[rB]
Execute	valE ← valB OP valA
LXCCUTE	Set CC
Memory	
Write	R[rB] ← valE
back	
PC update	PC ← valP

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result

Update PC

rmmovq rA, D(rB) 4 0 rA rB D

rmmovq rA, D(rB) 4 0 rA rB D

 $Fetch \begin{tabular}{ll} $ & $rmmovq\ rA,\ D(rB) \\ & icode:ifun \leftarrow M_1[PC] \\ & rA:rB \leftarrow M_1[PC+1] \\ & valC \leftarrow M_8[PC+2] \\ & valP \leftarrow PC+10 \\ \end{tabular}$

Read instruction byte
Read register byte
Read displacement D
Compute next PC

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₈ [valE] ← valA

Read instruction byte

Read register byte

Read displacement D

Compute next PC

Read operand A

Read operand B

Compute effective address

Write value to memory

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
i etcii	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₈ [valE] ← valA
Write	
back	

Read instruction byte Read register byte

Read displacement D

Compute next PC

Read operand A

Read operand B

Compute effective address

Write value to memory

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₈ [valE] ← valA
Write	
back	
PC update	PC ← valP

Read instruction byte

Read register byte

Read displacement D

Compute next PC

Read operand A

Read operand B

Compute effective address

Write value to memory

Update PC

jXX Dest

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$

Read instruction byte

Read destination address Fall through address

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$	
Decode		

Read instruction byte

Read destination address Fall through address

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$	
Decode		
Execute	Cnd ← Cond(CC,ifun)	

Read instruction byte

Read destination address Fall through address

Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$
Decode	
Execute	Cnd ← Cond(CC,ifun)
Memory	

Read instruction byte

Read destination address Fall through address

Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest	
	icode:ifun ← M₁[PC]	ı
Fetch	valC ← M ₈ [PC+1]	ı
	valP ← PC+9	ı
Decode		
Execute	Cnd ← Cond(CC,ifun)	
Memory		
Write		
back		

Read instruction byte

Read destination address Fall through address

Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest	
	icode:ifun ← M₁[PC]	Read instruction byte
Fetch	valC ← M ₈ [PC+1]	Read destination address
	valP ← PC+9	Fall through address
Decode		
Execute	Cnd ← Cond(CC,ifun)	Take branch?
Memory		
Write		
back		
PC update	PC ← Cnd ? valC : valP	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Processor Microarchitecture

- Sequential, single-cycle microarchitecture implementation
 - Basic idea
 - Hardware implementation
- Pipelined microarchitecture implementation
 - Basic Principles
 - Difficulties: Control Dependency
 - Difficulties: Data Dependency

Sequential



Sequential



Pipelined



Sequential




Pipelined



Idea

- Divide process into independent stages
- Move objects through stages in sequence
- At any given times, multiple objects being processed


Computational Example



System

- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Must have clock cycle time of at least 320 ps

3-Stage Pipelined Version




System

- Divide combinational logic into 3 blocks of 100 ps each
- Can begin new operation as soon as previous one passes through stage A.
 - Begin new operation every 120 ps
- Overall latency increases
 - 360 ps from start to finish

Pipeline Diagrams

Unpipelined OP1 OP2 OP3 Time

Cannot start new operation until previous one completes



• Up to 3 operations in process simultaneously