
CSC 252: Computer Organization Spring 2023: Lecture 13

Instructor: Yuhao Zhu


Department of Computer Science
University of Rochester

Building on top of R-S Latch




If R and S are different, Q+ is the same as S

Storing Data (Latching)



Holding Data




Q+ doesn't change with d


D-Latch is "Transparent"

Changing D D d d d d C D C Q+ Time

- When you want to store d, you have to first set C to 1, and then set d
- There is a propagation delay of the combinational circuit from **D** to **Q+**. So hold C for a while until the signal is fully propagated
- Then set C to 0. Value latched depends on value of D as C goes to 0
- D-latch is transparent when C is 1
- D-latch is "level-triggered" b/c Q changes as the voltage level of C rises.


Edge-Triggered Latch (Flip-Flop)






- Flip-flop: Only latches data for a brief period
- Value latched depends on data as C rises (i.e., 0->1); usually called at the rising edge of C
- Output remains stable at all other times

Why Use a Flip-Flop?




Registers




- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal

Register Operation




- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register

Clock Signal




- A special C: periodically oscillating between 0 and 1
- That's called the clock signal. Generated by a crystal oscillator inside your computer.



Clock Signal


- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz
 - The cycle time is $1/10^9 = 1$ ns



Register File


- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value
- How do we build a register file out of individual registers??

Register File




Register File Read

Continuously read a register independent of the clock signal



Register File Write

• Only write the a specific register when the clock rises. How??



Decoder


W1	Wo	C 3	C2	C1	CO
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$_{\rm C1}$$

$$C2 = W1 \& !W0$$

$$C3 = W1 \& W0$$


Register File Write



 This implementation can read 1 register and write 1 register at the same time: 1 read port and 1 write port


Multi-Port Register File

What if we want to read multiple registers at the same time?




Multi-Port Register File

• Is this correct? What if we don't want to write anything?



Multi-Port Register File

• Is this correct? What if we don't want to write anything?




Processor Microarchitecture


- Sequential, single-cycle microarchitecture implementation
 - Basic idea
 - Hardware implementation
- Pipelined microarchitecture implementation
 - Basic Principles
 - Difficulties: Control Dependency
 - Difficulties: Data Dependency

How does the processor execute addq %rax, %rsi

The binary encoding is 60 06




- How does the processor execute addq %rax, %rsi
- The binary encoding is 60 06




- Logic 1: if (s0 == 6) select = s1;
- · Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?


How do these logics get implemented?




- When the rising edge of the clock arrives, the RF/PC/Flags will be written.
- So the following has to be ready: newData, nPC, which means Logic1, Logic2, Logic3, and Logic4 has to finish.



- Let's say the binary encoding for jle .L0 is 71 012300000000000
- What are the logics now?




- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




· Logic 3??

if
$$(s0 == 6) \text{ nPC} = \text{oPC} + 2$$
;




jle Dest 7 1 Dest

Executing a JLE instruction



- Logic 4? Does JLE write flags?
- Need another piece of logic.
- Logic 5: if (s0 == 7) EnableF = 0; else if (s0 == 6) EnableF = 1;



Microarchitecture (So far)

