CSC 252: Computer Organization Spring 2020: Lecture 14

Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester

Announcements

• Lab 3 grades are out.


Announcements

- Lab 3 grades are out.
- Mid-term exam: March 5; in class. 75 mins.
- Past exam and problem set: https://www.cs.rochester.edu/courses/252/spring2020/handouts.html


Announcements

- Lab 3 grades are out.
- Mid-term exam: March 5; in class. 75 mins.
- Past exam and problem set: https://www.cs.rochester.edu/courses/252/spring2020/handouts.html
- Open book test: any sort of paper-based product, e.g., book, notes, magazine, old tests.
- Exams are designed to test your ability to apply what you have learned and not your memory (though a good memory could help).
- Nothing electronic, including laptop, cell phone, calculator, etc.
- **Nothing biological**, including your roommate, husband, wife, your hamster, another professor, etc.
- "I don't know" gets 15% partial credit. Must erase everything else.


Single-Cycle Microarchitecture



Single-Cycle Microarchitecture



Single-Cycle Microarchitecture



A Way to Look At the Microarchitecture

Principles:

- Execute each instruction one at a time, one after another
- Express every instruction as series of simple steps
- Dedicated hardware structure for completing each step
- Follow same general flow for each instruction type

Fetch: Read instruction from instruction memory

Decode: Read program registers

Execute: Compute value or address

Memory: Read or write data

Write Back: Write program registers

PC: Update program counter

Pipeline Stages

Fetch

- Select current PC
- Read instruction
- Compute incremented PC

Decode

Read program registers

Execute

Operate ALU


Memory


Read or write data memory


PC


Write Back


Update register file























Pipeline Stages

Fetch

- Select current PC
- Read instruction
- Compute incremented PC

Decode

Read program registers

Execute

Operate ALU


Memory

Read or write data memory

PC

Write Back

Update register file





Inst0

Fetch Reg Decode Reg Execute Reg Memory Reg back Reg g


| Inst1 | | Inst0 | | | | | | | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------|
| Fetch | F e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |


| Inst2 | | Inst1 | | Inst0 | | | | | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |


| Inst3 | | Inst2 | | Inst1 | | Inst0 | | | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |

| Inst4 | | Inst3 | | Inst2 | | Inst1 | | Inst0 | |
|-------|-------|--------|-------------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |

| | | Inst4 | | Inst3 | | Inst2 | | Inst1 | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |







Today: Making the Pipeline Really Work

- Control Dependencies
 - What is it?
 - Software mitigation: Inserting Nops
 - Software mitigation: Delay Slots
- Data Dependencies
 - What is it?
 - Software mitigation: Inserting Nops

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken F
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax

jne L1

irmovq $1, %rax

F D

irmovq $4, %rax

# Target

irmovq $3, %rax

# Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken  F D
nop
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken  F D E
nop
irmovq $1, %rax  # Fall Through
irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
                                   F
                                      D
                                            M
    jne L1
                      # Not taken
                                         F
                                            D
    nop
                                            F
    nop
    irmovq $1, %rax # Fall Through
    irmovq $4, %rcx # Target
L1
    irmovq $3, %rax
                      # Target + 1
```


- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
                                    F
                                       D
                                            M
                                               W
    jne L1
                       # Not taken
                                       F
                                               M
                                          F
                                               Ε
    nop
    nop
                                               D
    irmovq $1, %rax # Fall Through
                                               F
    irmovq $4, %rcx # Target
L1
    irmovq $3, %rax
                       # Target + 1
```


- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken  F D E M
nop
nop
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage



Delay Slots



```
3 4 5
                                                        7 8
    xorq %rax, %rax
                                       F
                                          D
                                             Ε
                                                M
                                                    W
    ine L1
                                                 Ε
                                                    M
                                                       W
                         Can we make use of
    nop
                                             F
                                                    Ε
                                                          W
                                                 D
                                                       M
                         the 2 wasted slots?
    nop
                                                    D
                                                       Ε
                                                          M
                                                             W
                                                    F
    irmova $1, %rax
                         # Fall Through
                                                          Ε
                                                             M
                                                                W
L1
    irmovq $4, %rcx
                         # Target
                                                       F
                                                             Ε
                                                                M
    irmovq $3, %rax
                         # Target + 1
                                                          F
                                                             D
                                                                Ε
                                    if (cond) {
                                       do A();
                                    } else {
                                       do B();
                                    do C();
```

```
xorq %rax, %rax
                                          F
                                             D
                                                Ε
                                                    M
                                                       W
     ine L1
                                             F
                                                    Ε
                                                          W
                                                       M
                           Can we make use of
     nop
                                                F
                                                    D
                                                       Ε
                                                             W
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                              М
                                                                 W
     irmovg $1, %rax
                                                       F
                           # Fall Through
                                                              Ε
                                                                 M
                                                                    W
L1
     irmovq $4, %rcx
                           # Target
                                                           F
                                                                 Ε
                                                              D
                                                                    M
                           # Target + 1
     irmovq $3, %rax
                                                              F
                                                                 D
                                                                    Ε
```

Have to make sure do_C doesn't depend on do_A and do_B!!!

```
if (cond) {
   do_A();
} else {
   do_B();
}
do_C();
```

5

```
xorq %rax, %rax
                                          F
                                             D
                                                Ε
                                                    M
                                                       W
     ine L1
                                             F
                                                    Ε
                                                       M
                                                          W
                           Can we make use of
     nop
                                                F
                                                       Ε
                                                             W
                                                    D
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                              М
                                                                 W
     irmovg $1, %rax
                                                       F
                           # Fall Through
                                                              Ε
                                                                 M
                                                                    W
L1
    irmovq $4, %rcx
                           # Target
                                                           F
                                                                 Ε
                                                              D
                                                                    M
                           # Target + 1
     irmovq $3, %rax
                                                              F
                                                                 D
                                                                    Ε
```

5

7

A less obvious example

```
do_C();
if (cond) {
   do_A();
} else {
   do_B();
}
```

```
xorq %rax, %rax
                                          F
                                             D
                                                Ε
                                                   M
                                                       W
     ine L1
                                                   Ε
                                                          W
                                                       M
                          Can we make use of
     nop
                                                F
                                                   D
                                                       Ε
                                                             W
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                             М
                                                                W
     irmovg $1, %rax
                          # Fall Through
                                                       F
                                                             Ε
                                                                 M
                                                                    W
L1
    irmovq $4, %rcx
                          # Target
                                                          F
                                                                 Ε
                                                                    M
    irmovq $3, %rax
                          # Target + 1
                                                             F
                                                                 D
                                                                    Ε
```

3 4 5

7 8

A less obvious example

```
do_C();
    add A, B

if (cond) {
    or C, D

    do_A();
    sub E, F

} else {
        jle 0x200

    do_B();
    add A, C
}
```

```
xorq %rax, %rax
                                         F
                                             D
                                                Ε
                                                   М
                                                      W
     ine L1
                                                   Ε
                                                          W
                                                      M
                          Can we make use of
     nop
                                                F
                                                   D
                                                       Ε
                                                             W
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                             М
                                                                W
     irmovg $1, %rax
                          # Fall Through
                                                       F
                                                             Ε
                                                                M
                                                                    W
L1
    irmovq $4, %rcx
                          # Target
                                                                 Ε
                                                                    М
    irmovq $3, %rax
                           # Target + 1
                                                             F
                                                                 D
                                                                    Ε
```

A less obvious example

```
do_C();
if (cond) {
   do_A();
} else {
   do_B();
}
```

```
add A, B add A, B sub E, F sub E, F jle 0x200 jle 0x200 or C, D add A, C add A, C
```

4 5

```
xorq %rax, %rax
                                          F
                                             D
                                                Ε
                                                   М
                                                       W
     ine L1
                                                    Ε
                                                          W
                                                       M
                          Can we make use of
     nop
                                                F
                                                   D
                                                       Ε
                                                             W
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                             M
                                                                W
     irmovg $1, %rax
                           # Fall Through
                                                       F
                                                              Ε
                                                                 M
                                                                    W
L1
    irmovq $4, %rcx
                           # Target
                                                                 Ε
                                                                    М
    irmovq $3, %rax
                             Target + 1
                                                              F
                                                                 D
                                                                    Ε
```

A less obvious example

```
do_C();
if (cond) {
   do_A();
} else {
   do_B();
}
```

```
add A, B add A, B

or C, D sub E, F

sub E, F jle 0x200

jle 0x200 or C, D

add A, C add A, C

Why don't we move the sub instruction?
```

Resolving Control Dependencies

Software Mechanisms

- Adding NOPs: requires compiler to insert nops, which also take memory space — not a good idea
- Delay slot: insert instructions that do not depend on the effect of the preceding instruction. These instructions will execute even if the preceding branch is taken — old RISC approach

Hardware mechanisms

- Stalling (Think of it as hardware automatically inserting nops)
- Branch Prediction
- Return Address Stack

Branch Prediction

Static Prediction

- Always Taken
- Always Not-taken

Dynamic Prediction

Dynamically predict taken/not-taken for each specific jump instruction

If prediction is correct: pipeline moves forward without stalling

If mispredicted: kill mis-executed instructions, start from the correct target

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

```
cmpq %rsi,%rdi
  jle .corner_case
  <do_A>
.corner_case:
  <do_B>
  ret
```

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

Observation: Two uses of jumps

- People use jumps to check corner cases. These branches are mostly not taken because corner cases are rare.
- People use jumps to implement loops. These branches are mostly taken because a loop takes multiple iterations.

Strategy:

- Forward jumps (i.e., if-else): always predict not-taken
- Backward jumps (i.e., loop): always predict taken

Knowing branch prediction strategy helps us write faster code

- Any difference between the following two code snippets?
- What if you know that hardware uses the always non-taken branch prediction?

```
if (cond) {
   do_A()
   do_B()
} else {
   do_B()
}
```

- Simplest idea:
 - If last time taken, predict taken; if last time not-taken, predict not-taken
 - Called 1-bit branch predictor
 - Works nicely for loops

- Simplest idea:
 - If last time taken, predict taken; if last time not-taken, predict not-taken
 - Called 1-bit branch predictor
 - Works nicely for loops

```
for (i=0; i < 5; i++) {...}
```

Simplest idea:

- If last time taken, predict taken; if last time not-taken, predict not-taken
- Called 1-bit branch predictor
- Works nicely for loops

for
$$(i=0; i < 5; i++) {...}$$

| Iteration #1 | 0 | 1 | 2 | 3 | 4 |
|-------------------|---|---|---|---|---|
| Predicted Outcome | N | Т | Т | Т | Т |
| Actual Outcome | Т | Т | Т | Т | N |

Simplest idea:

- If last time taken, predict taken; if last time not-taken, predict not-taken
- Called 1-bit branch predictor
- Works nicely for loops

for
$$(i=0; i < 5; i++) {...}$$

| Iteration #1 | 0 | 1 | 2 | 3 | 4 |
|-------------------|---|---|---|---|---|
| Predicted Outcome | N | Т | Т | Т | Т |
| Actual Outcome | Т | Т | Т | Т | N |

- With 1-bit prediction, we change our mind instantly if mispredict
- Might be too quick. Thus 2-bit branch prediction: we have to mispredict twice in a row before changing our mind

- With 1-bit prediction, we change our mind instantly if mispredict
- Might be too quick. Thus 2-bit branch prediction: we have to mispredict twice in a row before changing our mind

for
$$(i=0; i < 5; i++) {...}$$


| Predict with 1-bit | N | Τ | Т | Т | T |
|--------------------|---|---|---|---|---|
| Actual Outcome | Т | Т | Т | Т | Ν |
| Predict with 2-bit | N | N | Т | Т | Т |


- With 1-bit prediction, we change our mind instantly if mispredict
- Might be too quick. Thus 2-bit branch prediction: we have to mispredict twice in a row before changing our mind

for
$$(i=0; i < 5; i++) {...}$$


| Predict with 1-bit | N | Т | Т | Т | Т | N | Т | Т | Т | Т |
|--------------------|---|---|---|---|---|---|---|---|---|---|
| Actual Outcome | Т | Т | Т | Т | N | Т | Τ | Т | Т | Ν |
| Predict with 2-bit | N | N | Т | Т | т | Т | Т | Т | Т | T |
| | | | | | | | | | | |


- With 1-bit prediction, we change our mind instantly if mispredict
- Might be too quick. Thus 2-bit branch prediction: we have to mispredict twice in a row before changing our mind





- With 1-bit prediction, we change our mind instantly if mispredict
- Might be too quick. Thus 2-bit branch prediction: we have to mispredict twice in a row before changing our mind





More Advanced Dynamic Prediction


- Look for past histories across instructions
- Branches are often correlated
 - Direction of one branch determines another

cond1 branch nottaken means (x <=0) branch taken

$$x = 0$$

if (cond1) $x = 3$
if (cond2) $y = 19$
if (x <= 0) $z = 13$

What Happens If We Mispredict?



Cancel instructions when mispredicted

- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet

Today: Making the Pipeline Really Work

- Control Dependencies
 - Inserting Nops
 - Stalling
 - Delay Slots
 - Branch Prediction
- Data Dependencies
 - Inserting Nops
 - Stalling
 - Out-of-order execution

```
1 irmovq $50, %rax
2 addq %rax, %rbx
3 mrmovq 100(%rbx), %rdx
```

```
1 irmovq $50, %rax
2 addq %rax, %rbx
3 mrmovq 100(%rbx), %rdx
```

```
1 irmovq $50, %rax
2 addq %rax, %rbx
3 mrmovq 100(%rbx), %rdx
```

```
1 irmovq $50, %rax
2 addq %rax, %rbx
3 mrmovq 100(%rbx), %rdx
```

- Result from one instruction used as operand for another
 - Read-after-write (RAW) dependency
- Very common in actual programs
- Must make sure our pipeline handles these properly
 - Get correct results
 - Minimize performance impact

A Subtle Data Dependency

- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage.
 Why???


```
xorg %rax, %rax
jne L1  # Not taken
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

A Subtle Data Dependency

- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage.
 Why???
- There is a data dependency between xorg and jne. The "data" is the status flags.

```
xorg %rax, %rax
jne L1  # Not taken
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```


Data Dependencies in Single-Cycle Machines



In Single-Cycle Implementation:

Each operation starts only after the previous operation finishes.
 Dependency always satisfied.


Data Dependencies in Pipeline Machines



Data Hazards happen when:

Result does not feed back around in time for next operation

Data Dependencies in Pipeline Machines



Data Hazards happen when:


Result does not feed back around in time for next operation

Data Dependencies: No Nop

0x000: irmovq \$10,%rdx
0x00a: irmovq \$3,%rax

0x014: addg %rdx,%rax

0x016: halt



Remember registers get updated in the Write-back stage


Data Dependencies: No Nop

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax


0x016: halt



Remember registers get updated in the Write-back stage


addq reads wrong %rdx and %rax

Data Dependencies: 1 Nop




addq still reads wrong %rdx and %rax

Data Dependencies: 2 Nop's



addq reads the correct %rdx, but %rax still wrong

Data Dependencies: 3 Nop's



addq reads the correct %rdx and %rax

Can we have the hardware automatically generates a nop?

| Fe | etch | R e g | Decode | R e g | Execute | R e g | | Memory | R e g | | Write back | | R e g |
|----|------|-------------|--------|-------------|---------|-------------|--|--------|-------------|--|---------------|--|-------------|
|----|------|-------------|--------|-------------|---------|-------------|--|--------|-------------|--|---------------|--|-------------|

Can we have the hardware automatically generates a nop?

Why is it good for the hardware to do so anyways?

Inst0

| Fe | etch | R e g | Decode | R e g | Execute | R e g | | Memory | R e g | | Write back | | R e g |
|----|------|-------------|--------|-------------|---------|-------------|--|--------|-------------|--|---------------|--|-------------|
|----|------|-------------|--------|-------------|---------|-------------|--|--------|-------------|--|---------------|--|-------------|

Can we have the hardware automatically generates a nop?

| Inst1 | | Inst0 | | | | | | | | |
|-------|-------------|--------|-------|---------|-------------|--------|-------------|---------------|-------------|--|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g | |

Can we have the hardware automatically generates a nop?

| Inst2 | | Inst1 | | Inst0 | | | | | |
|-------|-------------|--------|-------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |

Can we have the hardware automatically generates a nop?

| Inst3 | | Inst2 | | Inst1 | | Inst0 | | | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |

Can we have the hardware automatically generates a nop?

| Inst4 | | Inst3 | | Inst2 | | Inst1 | | Inst0 | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |

Can we have the hardware automatically generates a nop?

| | Inst4 | Inst3 | Inst2 | Inst1 | |
|-----------|--------|---------------------|--------------------|---------|-------------|
| Fetch e g | Decode | R e Execute g | R e Memory g | e Write | R e g |

Can we have the hardware automatically generates a nop?

| | | | | Inst4 | | Inst3 | | Inst2 | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |

Can we have the hardware automatically generates a nop?


| | | | | | | Inst4 | | Inst3 | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |

Can we have the hardware automatically generates a nop?

Why is it good for the hardware to do so anyways?

| g g back g | | Fetch | R e g | | Decode | i e | 9 | Execute | | R e g | Memory | R e g | | Write back | | R e g | |
|------------|--|-------|-------------|--|--------|--------|---|---------|--|-------------|--------|-------------|--|---------------|--|-------------|--|
|------------|--|-------|-------------|--|--------|--------|---|---------|--|-------------|--------|-------------|--|---------------|--|-------------|--|

Inst4



Inst0

Fetch Reg Decode Reg Execute Reg Memory Reg back Reg g

| Inst1 | | Inst0 | | | | | | | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | F e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |


| Inst2 | | Inst1 | | Inst0 | | | | | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |


| Inst3 | | Inst2 | | Inst1 | | Inst0 | | | |
|-------|-------------|--------|-------------|---------|-------------|--------|-------------|---------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |

| | | Stall | | | | | | | |
|-------|-------------|--------|-------------|-----------------|-------------|--------|-------------|---------------|-------------|
| Inst3 | | Inst2 | | bubble (nop) | | Inst1 | | Inst0 | |
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |


| Stall | | Stall | | | | | | | |
|-------|-------------|--------|-------------|-----------------|-------------|-----------------|-------------|---------------|-------------|
| Inst3 | | Inst2 | | bubble (nop) | | bubble (nop) | | Inst1 | |
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |

| Inst4 | | Inst3 | | Inst2 | | bubble (nop) | | bubble (nop) | |
|-------|-------------|--------|-------------|---------|-------------|-----------------|-------------|-----------------|-------------|
| Fetch | R e g | Decode | R e g | Execute | R e g | Memory | R e g | Write back | R e g |






Stalling for Data Dependencies



- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode

Detecting Stall Condition



- Using a "scoreboard". Each register has a bit.
- Every instruction that writes to a register sets the bit.
- Every instruction that reads a register would have to check the bit first.
 - If the bit is set, then generate a bubble
 - Otherwise, free to go!!

Stalling X3

0x000: irmovq \$10,%rdx


0x00a: irmovq \$3,%rax


bubble
bubble


bubble


0x014: addq %rdx,%rax


0x016: halt

















Data Forwarding

Naïve Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
- The decode stage can't start until the write-back stage finishes


Observation

Value generated in execute or memory stage

Trick


- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage

Data Forwarding Example



- irmovq writes %rax to the register file at the end of the write-back stage
- But the value of %rax is already available at the beginning of the writeback stage
- Forward %rax to the decode stage of addq.

Data Forwarding Example



- irmovq writes %rax to the register file at the end of the write-back stage
- But the value of %rax is already available at the beginning of the writeback stage
- Forward % rax to the decode stage of addq.

Data Forwarding Example #2

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt

| | ı | 2 | 3 | 4 | 5 | 0 | / | 8 | |
|---|---|---|---|---|---|---|---|---|--|
| | F | D | Е | М | W | | _ | | |
| - | | F | D | Ш | М | W | | _ | |
| | | | F | D | Ш | М | V | | |
| | | | | F | D | Е | М | W | |

Register %rdx

Forward from the memory stage

Register %rax

Forward from the execute stage


Data Forwarding Example #2

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt



Register %rdx

Forward from the memory stage

Register %rax

Forward from the execute stage


Data Forwarding Example #2

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt



Register %rdx

Forward from the memory stage

Register %rax

Forward from the execute stage

- Compiler could do this, but has limitations
- Generally done in hardware

Long-latency instruction. Forces the pipeline to stall.

```
r0 = r1 + r2
r3 = MEM[r0]
r4 = r3 + r6
r7 = r5 + r1
...
r4 = r3 + r6
r4 = r3 + r6
```

- Compiler could do this, but has limitations
- Generally done in hardware

Long-latency instruction. Forces the pipeline to stall.

```
r0 = r1 + r2
r3 = MEM[r0]
r4 = r3 + r6
r6 = r5 + r1
```

$$r0 = r1 + r2$$
 Is this correct? $r0 = r1 + r2$
 $r3 = MEM[r0]$
 $r4 = r3 + r6$
 $r6 = r5 + r1$
...
 $r4 = r3 + r6$





"Tomasolu Algorithm" is the algorithm that is most widely implemented in modern hardware to get out-of-order execution right.