

CSC 252: Computer Organization

Spring 2020: Lecture 5

Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester

Announcement

- Programming Assignment 1 is due soon
 - Details: <https://www.cs.rochester.edu/courses/252/spring2020/labs/assignment1.html>
 - Due on Jan. 31, 11:59 PM
 - You have 3 slip days

19	20	21	22	23	24	25
26	27	28	29	30	31	Feb 1

Today Due

Announcement

- Programming assignment 1 is in C language. Seek help from TAs.
- TAs are best positioned to answer your questions about programming assignments!!!
- Programming assignments do NOT repeat the lecture materials. They ask you to synthesize what you have learned from the lectures and work out something new.

Floating Point Review

$$v = (-1)^s \times 1.\text{frac} \times 2^E$$



Floating Point Review

$$v = (-1)^s \times 1.\text{frac} \times 2^E$$



Denormalized

s	exp	frac	Value	Value
0	000	00	0.00×2^{-2}	0
0	000	11	0.11×2^{-2}	$3/16$

- Denormalized ($\text{exp} == 000$)
 - $E = (\text{exp} + 1) - \text{bias}$
 - $M = 0.\text{frac}$

Floating Point Review

$$v = (-1)^s \times 1.\text{frac} \times 2^E$$



Denormalized

- Denormalized ($\text{exp} == 000$)
 - $E = (\text{exp} + 1) - \text{bias}$
 - $M = 0.\text{frac}$
- Normalized ($\text{exp} != 000$)
 - $E = \text{exp} - \text{bias}$
 - $M = 1.\text{frac}$

Normalized

s	exp	frac	Value	Value
0	000	00	0.00×2^{-2}	0
0	000	11	0.11×2^{-2}	$3/16$
0	001	00	1.00×2^{-2}	$1/4$
0	001	11	1.11×2^{-2}	$7/16$
0	010	00	1.00×2^{-1}	$1/2$
0	010	11	1.11×2^{-1}	$7/8$
0	100	00	1.00×2^0	1
0	100	11	1.11×2^0	$1\frac{3}{4}$
0	101	00	1.00×2^1	2
0	101	11	1.11×2^1	$3\frac{1}{2}$
0	110	00	1.00×2^2	4
0	110	11	1.11×2^2	7

Floating Point Review

$$v = (-1)^s \times 1.\text{frac} \times 2^E$$



Denormalized

- Denormalized ($\text{exp} == 000$)
 - $E = (\text{exp} + 1) - \text{bias}$
 - $M = 0.\text{frac}$
- Normalized ($\text{exp} != 000$)
 - $E = \text{exp} - \text{bias}$
 - $M = 1.\text{frac}$

Normalized

Special Value

s	exp	frac	Value	Value
0	000	00	0.00×2^{-2}	0
0	000	11	0.11×2^{-2}	$3/16$
0	001	00	1.00×2^{-2}	$1/4$
0	001	11	1.11×2^{-2}	$7/16$
0	010	00	1.00×2^{-1}	$1/2$
0	010	11	1.11×2^{-1}	$7/8$
0	100	00	1.00×2^0	1
0	100	11	1.11×2^0	$1\frac{3}{4}$
0	101	00	1.00×2^1	2
0	101	11	1.11×2^1	$3\frac{1}{2}$
0	110	00	1.00×2^2	4
0	110	11	1.11×2^2	7
0	111	00	infinite	infinite
0	111	11	NaN	NaN

Floating Point Review

s	exp	frac	Value	Value
0	000	00	0.00×2^{-2}	0
0	000	11	0.11×2^{-2}	$3/16$
0	001	00	1.00×2^{-2}	$1/4$
0	001	11	1.11×2^{-2}	$7/16$
0	010	00	1.00×2^{-1}	$1/2$
0	010	11	1.11×2^{-1}	$7/8$
0	100	00	1.00×2^0	1
0	100	11	1.11×2^0	$1\frac{3}{4}$
0	101	00	1.00×2^1	2
0	101	11	1.11×2^1	$3\frac{1}{2}$
0	110	00	1.00×2^2	4
0	110	11	1.11×2^2	7
0	111	00	infinite	infinite
0	111	11	NaN	NaN


Denormalized

Normalized

Special Value


Floating Point Review

- If you do an integer increment on a positive FP number, you get the next larger FP number.




Floating Point Review

- If you do an integer increment on a positive FP number, you get the next larger FP number.
- Bit patterns representing non-negative numbers are ordered the same way as integers, so could use regular integer comparison.



Floating Point Review


- If you do an integer increment on a positive FP number, you get the next larger FP number.
- Bit patterns representing non-negative numbers are ordered the same way as integers, so could use regular integer comparison.
- You don't get this property if:
 - *exp* is interpreted as signed
 - *exp* and *frac* are swapped




s	exp	frac	Value	Value
0	000	00	0.00×2^{-2}	0
0	000	11	0.11×2^{-2}	$3/16$
0	001	00	1.00×2^{-2}	$1/4$
0	001	11	1.11×2^{-2}	$7/16$
0	010	00	1.00×2^{-1}	$1/2$
0	010	11	1.11×2^{-1}	$7/8$
0	100	00	1.00×2^0	1
0	100	11	1.11×2^0	$1\frac{3}{4}$
0	101	00	1.00×2^1	2
0	101	11	1.11×2^1	$3\frac{1}{2}$
0	110	00	1.00×2^2	4
0	110	11	1.11×2^2	7
0	111	00	infinite	infinite
0	111	11	NaN	NaN

IEEE 754 Floating Point Standard

- Single precision: 32 bits



- Double precision: 64 bits



- In C language

- `float` single precision
- `double` double precision

Floating Point in C

32-bit Machine

C Data Type	Bits	Max Value	Max Value (Decimal)
char	8	$2^7 - 1$	127
short	16	$2^{15} - 1$	32767
int	32	$2^{31} - 1$	2147483647
long	64	$2^{63} - 1$	$\sim 9.2 \times 10^{18}$
float	32	$(2 - 2^{-23}) \times 2^{127}$	$\sim 3.4 \times 10^{38}$
double	64	$(2 - 2^{-52}) \times 2^{1023}$	$\sim 1.8 \times 10^{308}$

Fixed point
(implicit binary point) {

SP floating point

DP floating point

Floating Point in C

32-bit Machine

C Data Type	Bits	Max Value	Max Value (Decimal)
char	8	$2^7 - 1$	127
short	16	$2^{15} - 1$	32767
int	32	$2^{31} - 1$	2147483647
long	64	$2^{63} - 1$	$\sim 9.2 \times 10^{18}$
float	32	$(2 - 2^{-23}) \times 2^{127}$	$\sim 3.4 \times 10^{38}$
double	64	$(2 - 2^{-52}) \times 2^{1023}$	$\sim 1.8 \times 10^{308}$

Fixed point
(implicit binary point) {

SP floating point

DP floating point

- To represent 2^{31} in fixed-point, you need at least 32 bits
 - Because fixed-point is a *weighted positional* representation
- In floating-point, we directly encode the exponent
 - Floating point is based on scientific notation
 - Encoding 31 only needs 7 bits in the exp field

Floating Point Conversions/Casting in C

- **double/float → int**

- Truncates fractional part
- Like rounding toward zero
- Not defined when out of range or NaN

Floating Point Conversions/Casting in C

- **double/float → int**

- Truncates fractional part
- Like rounding toward zero
- Not defined when out of range or NaN

- **int → float**




Floating Point Conversions/Casting in C

- **double/float → int**

- Truncates fractional part
- Like rounding toward zero
- Not defined when out of range or NaN

- **int → float**

- Can't guarantee exact casting. Will round according to rounding mode




Floating Point Conversions/Casting in C

- **double/float → int**


- Truncates fractional part
- Like rounding toward zero
- Not defined when out of range or NaN

- **int → float**

- Can't guarantee exact casting. Will round according to rounding mode



- **int → double**




Floating Point Conversions/Casting in C

- **double/float → int**

- Truncates fractional part
- Like rounding toward zero
- Not defined when out of range or NaN

- **int → float**

- Can't guarantee exact casting. Will round according to rounding mode



- **int → double**

- Exact conversion



How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
char* c;  
c = &a;  
b += (*c);
```

How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
char* c;  
c = &a;  
b += (*c);
```

Memory Content Memory Address



How Does Pointer Work in C???

```
→ char a = 4;  
char b = 3;  
char* c;  
c = &a;  
b += (*c);
```

Memory Content Memory Address



0x10
0x11
...0x16
...

How Does Pointer Work in C???

```
→ char a = 4;  
char b = 3;  
char* c;  
c = &a;  
b += (*c);
```

C Variable	Memory Content	Memory Address
a	4	0x10
		0x11
		...
		0x16
		...

How Does Pointer Work in C???

```
char a = 4;  
→ char b = 3;  
  
char* c;  
c = &a;  
b += (*c);
```

C Variable	Memory Content	Memory Address
a	4	0x10
		0x11
		...
		0x16
		...

How Does Pointer Work in C???

```
char a = 4;  
→ char b = 3;  
  
char* c;  
c = &a;  
b += (*c);
```

C Variable	Memory Content	Memory Address
a	4	0x10
b	3	0x11
		...
		0x16
		...

How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
→ char* c;  
c = &a;  
b += (*c);
```

C Variable	Memory Content	Memory Address
a	4	0x10
b	3	0x11
		...
		0x16
		...

How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
→ char* c;  
c = &a;  
b += (*c);
```

- The content of a pointer variable is memory address.

C Variable	Memory Content	Memory Address
a	4	0x10
b	3	0x11
		...
		0x16
		...

How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
→ char* c;  
c = &a;  
b += (*c);
```

- The content of a pointer variable is memory address.

C Variable	Memory Content	Memory Address
a	4	0x10
b	3	0x11
		...
c	random	0x16
		...

How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
char* c;  
→ c = &a;  
b += (*c);
```

- The content of a pointer variable is memory address.

C Variable	Memory Content	Memory Address
a	4	0x10
b	3	0x11
		...
c	random	0x16
		...

How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
char* c;  
→ c = &a;  
b += (*c);
```

- The content of a pointer variable is memory address.
- The ‘&’ operator (address-of operator) returns the memory address of a variable.

C Variable	Memory Content	Memory Address
a	4	0x10
b	3	0x11
		...
c	random	0x16
		...

How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
char* c;  
→ c = &a;  
b += (*c);
```

- The content of a pointer variable is memory address.
- The ‘&’ operator (address-of operator) returns the memory address of a variable.

C Variable	Memory Content	Memory Address
a	4	0x10
b	3	0x11
		...
c	0x10	0x16
		...

How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
char* c;  
c = &a;  
→ b += (*c);
```

- The content of a pointer variable is memory address.
- The ‘&’ operator (address-of operator) returns the memory address of a variable.

C Variable	Memory Content	Memory Address
a	4	0x10
b	3	0x11
	...	
c	0x10	0x16
	...	

How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
char* c;  
c = &a;  
→ b += (*c);
```

- The content of a pointer variable is memory address.
- The ‘&’ operator (address-of operator) returns the memory address of a variable.
- The ‘*’ operator returns the content stored at the memory location pointed by the pointer variable (dereferencing)

C Variable	Memory Content	Memory Address
a	4	0x10
b	3	0x11
	...	
c	0x10	0x16
	...	

How Does Pointer Work in C???

```
char a = 4;  
char b = 3;  
char* c;  
c = &a;  
→ b += (*c);
```

- The content of a pointer variable is memory address.
- The ‘&’ operator (address-of operator) returns the memory address of a variable.
- The ‘*’ operator returns the content stored at the memory location pointed by the pointer variable (dereferencing)


C Variable	Memory Content	Memory Address
a	4	0x10
b	7	0x11
	...	
c	0x10	0x16
	...	

So far in 252...

C Program

int, float
if, else
+, -, >>


So far in 252...




int, float
if, else
+, -, >>

00001111
01010101
11110000


So far in 252...




So far in 252...




So far in 252...




So far in 252...



So far in 252...




So far in 252...



So far in 252...


High-Level
Language



So far in 252...

High-Level
Language

Instruction Set
Architecture
(ISA)




- **ISA:** Software programmers' view of a computer
 - Provide all info for someone wants to write assembly/machine code
 - “Contract” between assembly/machine code and processor

So far in 252...

High-Level Language

Instruction Set Architecture (ISA)



- **ISA:** Software programmers' view of a computer
 - Provide all info for someone wants to write assembly/machine code
 - “Contract” between assembly/machine code and processor
- Processors execute machine code (binary). Assembly program is merely a text representation of machine code


So far in 252...

High-Level Language

Instruction Set Architecture (ISA)

Microarchitecture

Circuit



- **ISA:** Software programmers' view of a computer
 - Provide all info for someone wants to write assembly/machine code
 - “Contract” between assembly/machine code and processor
- Processors execute machine code (binary). Assembly program is merely a text representation of machine code
- **Microarchitecture:** Hardware implementation of the ISA (with the help of circuit technologies)


This Module (4 Lectures)

High-Level
Language

Instruction Set
Architecture
(ISA)

Microarchitecture

Circuit



- Assembly Programming
 - Explain how various C constructs are implemented in assembly code
 - Effectively translating from C to assembly program manually
 - Helps us understand how compilers work
 - Helps us understand how assemblers work
- Microarchitecture is the topic of the next module

Today: Assembly Programming I: Basics

- Different ISAs and history behind them
- C, assembly, machine code
- Move operations (and addressing modes)

Instruction Set Architecture

Instruction Set Architecture

- There used to be many ISAs
 - x86, ARM, Power/PowerPC, Sparc, MIPS, IA64, z
 - Very consolidated today: ARM for mobile, x86 for others

Instruction Set Architecture

- There used to be many ISAs
 - x86, ARM, Power/PowerPC, Sparc, MIPS, IA64, z
 - Very consolidated today: ARM for mobile, x86 for others
- There are even more microarchitectures
 - Apple/Samsung/Qualcomm have their own microarchitecture (implementation) of the ARM ISA
 - Intel and AMD have different microarchitectures for x86

Instruction Set Architecture

- There used to be many ISAs
 - x86, ARM, Power/PowerPC, Sparc, MIPS, IA64, z
 - Very consolidated today: ARM for mobile, x86 for others
- There are even more microarchitectures
 - Apple/Samsung/Qualcomm have their own microarchitecture (implementation) of the ARM ISA
 - Intel and AMD have different microarchitectures for x86
- ISA is lucrative business: ARM's Business Model
 - Patent the ISA, and then license the ISA
 - Every implementer pays a royalty to ARM
 - Apple/Samsung pays ARM whenever they sell a smartphone

The ARM Diaries, Part 1: How ARM's Business Model Works: <https://www.anandtech.com/show/7112/the-arm-diaries-part-1-how-arms-business-model-works>

Intel x86 ISA

- Dominate laptop/desktop/cloud market


Intel x86 ISA

- Dominate laptop/desktop/cloud market



Intel x86 ISA

- Dominate laptop/desktop/cloud market



Intel x86 ISA Evolution (Milestones)

- Evolutionary design: Added more features as time goes on


Intel x86 ISA Evolution (Milestones)

- Evolutionary design: Added more features as time goes on

Date	Feature	Notable Implementation
1974	8-bit ISA	8080
1978	16-bit ISA (Basis for IBM PC & DOS)	8086
1980	Add Floating Point instructions	8087
1985	32-bit ISA (Refer to as IA32)	386
1997	Add Multi-Media eXtension (MMX)	Pentium/MMX
1999	Add Streaming SIMD Extension (SSE)	Pentium III
2001	Intel's first attempt at 64-bit ISA (IA64, failed)	Itanium
2004	Implement AMD's 64-bit ISA (x86-64, AMD64)	Pentium 4E
2008	Add Advanced Vector Extension (AVE)	Core i7 Sandy Bridge

Intel x86 ISA Evolution (Milestones)

- Evolutionary design: Added more features as time goes on



Backward Compatibility

- Binary executable generated for an older processor can execute on a newer processor
- Allows legacy code to be executed on newer machines
 - Buy new machines without changing the software
- x86 is backward compatible up until 8086 (16-bit ISA)
 - i.e., an 8086 binary executable can be executed on any of today's x86 machines
- Great for users, nasty for processor implementers
 - Every instruction you put into the ISA, you are stuck with it *FOREVER*


x86 Clones: Advanced Micro Devices (AMD)

- Historically

- AMD build processors for x86 ISA
- A little bit slower, a lot cheaper

- Then

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Developed x86-64, their own 64-bit x86 extension to IA32
- Built first 1 GHz CPU
- Intel felt hard to admit mistake or that AMD was better
- 2004: Intel Announces EM64T extension to IA32
 - Almost identical to x86-64!
 - Today's 64-bit x86 ISA is basically AMD's original proposal



x86 Clones: Advanced Micro Devices (AMD)

- Today: Holding up not too badly

x86 Clones: Advanced Micro Devices (AMD)

- Today: Holding up not too badly



x86 Clones: Advanced Micro Devices (AMD)

- Today: Holding up not too badly



Our Coverage


- IA32
 - The traditional x86
 - 2nd edition of the textbook
- x86-64
 - The standard
 - CSUG machine
 - 3rd edition of the textbook
 - Our focus

Moore's Law

- More instructions require more transistors to implement


Moore's Law

- More instructions require more transistors to implement




Moore's Law

- More instructions require more transistors to implement



Moore's Law

- More instructions require more transistors to implement





Moore's Law

- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year




Moore's Law

- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year




Moore's Law

- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year



Moore's Law

- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year



Moore's Law

- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year
- In 1975 he revised the prediction to doubling every 2 years

Moore's Law

- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year
- In 1975 he revised the prediction to doubling every 2 years
- Today's widely-known Moore's Law: number of transistors double about every 18 months
 - Moore never used the number 18...

Moore's Law

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension($1.4^2 \sim 2$)

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension($1.4^2 \sim 2$)
- Moore's Law is:

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension($1.4^2 \sim 2$)
- Moore's Law is:
 - A law of physics?

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension($1.4^2 \sim 2$)
- Moore's Law is:
 - A law of physics? **No**

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension($1.4^2 \sim 2$)
- Moore's Law is:
 - A law of physics? **No**
 - A law of circuits?

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension($1.4^2 \sim 2$)
- Moore's Law is:
 - A law of physics? **No**
 - A law of circuits? **No**

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension($1.4^2 \sim 2$)
- Moore's Law is:
 - A law of physics? **No**
 - A law of circuits? **No**
 - A law of economy?

Questions?


Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension($1.4^2 \sim 2$)
- Moore's Law is:
 - A law of physics? **No**
 - A law of circuits? **No**
 - A law of economy? **Yes**

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?



The image shows a screenshot of an Ars Technica article. At the top, there's a navigation bar with categories: BIZ & IT, TECH (which is highlighted in red), SCIENCE, POLICY, CARS, and GAMING & CULTURE. Below the navigation bar, the word "TECH" is followed by a horizontal line. The main title of the article is "Transistors will stop shrinking in 2021, but Moore's law will live on". A subtitle below the main title reads "Final semiconductor industry roadmap says the future is 3D packaging and cooling." The text of the article begins with a paragraph about the challenges of shrinking transistors.

ars TECHNICA

BIZ & IT TECH SCIENCE POLICY CARS GAMING & CULTURE

TECH —

Transistors will stop shrinking in 2021, but Moore's law will live on

Final semiconductor industry roadmap says the future is 3D packaging and cooling.

The first problem has been known about for a long while. Basically, starting at around the 65nm node in 2006, the economic gains from moving to smaller transistors have been slowly dribbling away. Previously, moving to a smaller node meant you could cram tons more chips onto a single silicon wafer, at a reasonably small price increase. With recent nodes like 22 or 14nm, though, there are so many additional steps required that it costs a lot more to manufacture a completed wafer—not to mention additional costs for things like package-on-package (PoP) and through-silicon vias (TSV) packaging.

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?

The screenshot shows a news article from Ars Technica. The header features the site's logo ('ars' in white on orange) and the word 'TECHNICA' in white on black. Below the header, a navigation bar includes 'BIZ & IT', 'TECH' (which is highlighted in red), 'SCIENCE', 'POLICY', 'CARS', and 'GAMING & CULTURE'. The main title of the article is 'Transistors will stop shrinking in 2021, but Moore's law will live on'. A subtitle below it reads 'Final semiconductor industry roadmap says the future is 3D packaging and cooling.' The article text discusses the challenges of shrinking transistors, mentioning economic gains that have been 'dribbling away' since 2006, and how recent nodes like 22 or 14nm require many additional steps and cost more.

TECH —

Transistors will stop shrinking in 2021, but Moore's law will live on

Final semiconductor industry roadmap says the future is 3D packaging and cooling.

The first problem has been known about for a long while. Basically, starting at around the 65nm node in 2006, the economic gains from moving to smaller transistors have been slowly dribbling away. Previously, moving to a smaller node meant you could cram tons more chips onto a single silicon wafer, at a reasonably small price increase. With recent nodes like 22 or 14nm, though, there are so many additional steps required that it costs a lot more to manufacture a completed wafer—not to mention additional costs for things like package-on-package (PoP) and through-silicon vias (TSV) packaging.

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension($1.4^2 \sim 2$)
- Moore's Law is:
 - A law of physics? **No**
 - A law of circuits? **No**
 - A law of economy? **Yes**
 - A law of psychology?

Questions?

Moore's Law

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension($1.4^2 \sim 2$)
- Moore's Law is:
 - A law of physics? **No**
 - A law of circuits? **No**
 - A law of economy? **Yes**
 - A law of psychology? **Yes**

Questions?



Today: Assembly Programming I: Basics

- Different ISAs and history behind them
- C, assembly, machine code
- Move operations (and addressing modes)

Assembly Code's View of Computer: ISA



Assembly Code's View of Computer: ISA

Assembly
Programmer's
Perspective
of a Computer



Assembly Code's View of Computer: ISA

Assembly
Programmer's
Perspective
of a Computer





- (Byte Addressable) Memory

- Code: instructions
- Data
- Stack to support function call

Assembly Code's View of Computer: ISA

Assembly
Programmer's
Perspective
of a Computer





- (Byte Addressable) Memory

- Code: instructions
- Data
- Stack to support function call




Assembly Code's View of Computer: ISA

Assembly
Programmer's
Perspective
of a Computer





- (Byte Addressable) Memory

- Code: instructions
- Data
- Stack to support function call



Assembly Code's View of Computer: ISA

Assembly
Programmer's
Perspective
of a Computer




- (Byte Addressable) Memory

- Code: instructions
- Data
- Stack to support function call



Instruction is the fundamental unit of work.

All instructions are coded as bits (just like data!)




Assembly Code's View of Computer: ISA

Assembly
Programmer's
Perspective
of a Computer



- (Byte Addressable) Memory


- Code: instructions
- Data
- Stack to support function call



0x53
0x48
0x89
0xd3

Assembly Code's View of Computer: ISA

Assembly
Programmer's
Perspective
of a Computer



- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data

x86-64 Integer Register File

← 8 Bytes →

%rax

%rbx

%rcx

%rdx

%rsi

%rdi

%rsp

%rbp

%r8

%r9

%r10

%r11

%r12

%r13

%r14

%r15

x86-64 Integer Register File

- Lower-half of each register can be independently addressed (until 1 bytes)

x86-64 Integer Register File


- Lower-half of each register can be independently addressed (until 1 bytes)

`%rax`

8 Bytes


x86-64 Integer Register File

- Lower-half of each register can be independently addressed (until 1 bytes)




x86-64 Integer Register File

- Lower-half of each register can be independently addressed (until 1 bytes)




x86-64 Integer Register File

- Lower-half of each register can be independently addressed (until 1 bytes)




x86-64 Integer Register File

- Lower-half of each register can be independently addressed (until 1 bytes)




x86-64 Integer Register File

- Lower-half of each register can be independently addressed (until 1 bytes)



Assembly Code's View of Computer: ISA


Assembly
Programmer's
Perspective
of a Computer



- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data

Assembly Code's View of Computer: ISA


Assembly
Programmer's
Perspective
of a Computer



- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data
- PC: Program counter
 - A special register containing address of next instruction
 - Called “RIP” in x86-64

Assembly Code's View of Computer: ISA


Assembly
Programmer's
Perspective
of a Computer



- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data
- PC: Program counter
 - A special register containing address of next instruction
 - Called “RIP” in x86-64

Assembly Code's View of Computer: ISA


Assembly
Programmer's
Perspective
of a Computer



- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- PC: Program counter
 - A special register containing address of next instruction
 - Called “RIP” in x86-64
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data

Assembly Code's View of Computer: ISA


Assembly
Programmer's
Perspective
of a Computer



- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- PC: Program counter
 - A special register containing address of next instruction
 - Called “RIP” in x86-64
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data

Assembly Code's View of Computer: ISA

Assembly
Programmer's
Perspective
of a Computer




- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data

- PC: Program counter
 - A special register containing address of next instruction
 - Called “RIP” in x86-64
- Arithmetic logic unit (ALU)
 - Where computation happens

Assembly Code's View of Computer: ISA


Assembly
Programmer's
Perspective
of a Computer



- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data
- PC: Program counter
 - A special register containing address of next instruction
 - Called “RIP” in x86-64
- Arithmetic logic unit (ALU)
 - Where computation happens
- Condition codes
 - Store status information about most recent arithmetic or logical operation
 - Used for conditional branch


Assembly Program Instructions

Assembly
Programmer's
Perspective
of a Computer



Assembly Program Instructions


Assembly
Programmer's
Perspective
of a Computer



- *Compute Instruction*: Perform arithmetics on register or memory data
 - `addq %eax, %ebx`
 - C constructs: +, -, >>, etc.

Assembly Program Instructions


Assembly
Programmer's
Perspective
of a Computer



- *Compute Instruction*: Perform arithmetics on register or memory data
 - `addq %eax, %ebx`
 - C constructs: +, -, >>, etc.
- *Data Movement Instruction*: Transfer data between memory and register
 - `movq %eax, (%ebx)`

Assembly Program Instructions

Assembly
Programmer's
Perspective
of a Computer



- **Compute Instruction:** Perform arithmetics on register or memory data
 - `addq %eax, %ebx`
 - C constructs: +, -, >>, etc.
- **Data Movement Instruction:** Transfer data between memory and register
 - `movq %eax, (%ebx)`
- **Control Instruction:** Alter the sequence of instructions (by changing PC)
 - `jmp, call`
 - C constructs: `if-else`, `do-while`, function call, etc.

Turning C into Object Code

C Code (sum.c)

```
long plus(long x, long y);

void sumstore(long x, long y,
              long *dest)
{
    long t = plus(x, y);
    *dest = t;
}
```

Turning C into Object Code

C Code (sum.c)

```
long plus(long x, long y);

void sumstore(long x, long y,
              long *dest)
{
    long t = plus(x, y);
    *dest = t;
}
```

Generated x86-64 Assembly

```
sumstore:
    pushq   %rbx
    movq    %rdx, %rbx
    call    plus
    movq    %rax, (%rbx)
    popq   %rbx
    ret
```

Turning C into Object Code

C Code (sum.c)

```
long plus(long x, long y);

void sumstore(long x, long y,
              long *dest)
{
    long t = plus(x, y);
    *dest = t;
}
```

Generated x86-64 Assembly

```
sumstore:
    pushq   %rbx
    movq    %rdx, %rbx
    call    plus
    movq    %rax, (%rbx)
    popq   %rbx
    ret
```

Obtain (on CSUG machine) with command

```
gcc -Og -S sum.c -o sum.s
```

Turning C into Object Code

Generated x86-64 Assembly

```
sumstore:  
    pushq   %rbx  
    movq    %rdx, %rbx  
    call    plus  
    movq    %rax, (%rbx)  
    popq   %rbx  
    ret
```

Turning C into Object Code

Generated x86-64 Assembly

Binary Code for **sumstore**

```
sumstore:  
    pushq  %rbx  
    movq    %rdx, %rbx  
    call    plus  
    movq    %rax, (%rbx)  
    popq    %rbx  
    ret
```

Memory

0x53
0x48
0x89
0xd3
0xe8
0xf2
0xff
0xff
0xff
0x48
0x89
0x03
0x5b
0xc3

Turning C into Object Code

Generated x86-64 Assembly

Binary Code for **sumstore**

```
sumstore:  
    pushq  %rbx  
    movq    %rdx, %rbx  
    call    plus  
    movq    %rax, (%rbx)  
    popq    %rbx  
    ret
```

Address Memory

0x0400595	0x53
	0x48
	0x89
	0xd3
	0xe8
	0xf2
	0xff
	0xff
	0xff
	0x48
	0x89
	0x03
	0x5b
	0xc3

Turning C into Object Code

Generated x86-64 Assembly

Binary Code for **sumstore**

```
sumstore:  
    pushq  %rbx  
    movq   %rdx, %rbx  
    call   plus  
    movq   %rax, (%rbx)  
    popq   %rbx  
    ret
```

Obtain (on CSUG machine) with command

```
gcc -c sum.s -o sum.o
```

Address	Memory
0x0400595	0x53
	0x48
	0x89
	0xd3
	0xe8
	0xf2
	0xff
	0xff
	0xff
	0x48
	0x89
	0x03
	0x5b
	0xc3

Turning C into Object Code

Generated x86-64 Assembly

Binary Code for **sumstore**

```
sumstore:  
    pushq  %rbx  
    movq   %rdx, %rbx  
    call   plus  
    movq   %rax, (%rbx)  
    popq   %rbx  
    ret
```

Address Memory

0x0400595	0x53
	0x48
	0x89
	0xd3
	0xe8
	0xff
	0xff
	0xff
	0x48
	0x89
	0x03
	0x5b
	0xc3

Obtain (on CSUG machine) with command

```
gcc -c sum.s -o sum.o
```

- Total of 14 bytes
- Instructions have variable lengths: e.g., 1, 3, or 5 bytes
- Code starts at memory address 0x0400595

Machine Instruction Example

Machine Instruction Example

```
long t;  
long *d;  
t += *d;
```

- C Code
 - Add value **t** with value in memory location whose address is **d** and store the result back to **t**

Machine Instruction Example

```
long t;  
long *d;  
t += *d;
```

```
addq %rax, (%rbx)
```

- C Code

- Add value **t** with value in memory location whose address is **d** and store the result back to **t**

- Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance

- Operands:

- t: Register **%rax**

- dest: Register **%rbx**

- *dest: Memory $M[\%rbx]$

Machine Instruction Example

```
long t;  
long *d;  
t += *d;
```

Operator

addq %rax, (%rbx)

- C Code

- Add value **t** with value in memory location whose address is **d** and store the result back to **t**

- Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
 - Operands:

t: Register %rax

dest: Register %rbx

*dest: Memory M[%rbx]

Machine Instruction Example

```
long t;  
long *d;  
t += *d;
```

Operand(s)

```
addq %rax, (%rbx)
```

- C Code
 - Add value **t** with value in memory location whose address is **d** and store the result back to **t**
- Assembly Instruction
 - Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
 - Operands:
 - t: Register **%rax**
 - dest: Register **%rbx**
 - *dest: Memory **M[%rbx]**

Machine Instruction Example

```
long t;  
long *d;  
t += *d;
```

addq %rax, (%rbx)



- C Code

- Add value `t` with value in memory location whose address is `d` and store the result back to `t`

- Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance

- Operands:

`t`: Register `%rax`

`dest`: Register `%rbx`

`*dest`: Memory $M[\%rbx]$

Machine Instruction Example

```
long t;  
long *d;  
t += *d;
```

addq **%rax**, (%**rbx**)

t → **%rax**
d → (%**rbx**)

- C Code

- Add value **t** with value in memory location whose address is **d** and store the result back to **t**

- Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance

- Operands:


t: Register **%rax**

dest: Register **%rbx**

*dest: Memory M[%**rbx**]

Machine Instruction Example

```
long t;  
long *d;  
t += *d;
```



- C Code


- Add value `t` with value in memory location whose address is `d` and store the result back to `t`

- Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
- Operands:
 - `t:` Register `%rax`
 - `dest:` Register `%rbx`
 - `*dest:` Memory $M[\%rbx]$

Machine Instruction Example

```
long t;  
long *d;  
t += *d;
```



`0xf0059e:`

`0x 48 01 d8`

- C Code

- Add value `t` with value in memory location whose address is `d` and store the result back to `t`

- Assembly Instruction


- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
- Operands:
 - `t`: Register `%rax`
 - `dest`: Register `%rbx`
 - `*dest`: Memory $M[\%rbx]$

- Object Code

- 3-byte instruction
- Stored at address `0xf0059e`

Instruction Processing Sequence


Assembly
Programmer's
Perspective
of a Computer



Fetch Instruction
(According to PC)

Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer




Fetch Instruction
(According to PC)

0x4801d8

Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer




Fetch Instruction
(According to PC) → Decode
Instruction

addq %rax, (%rbx)

Instruction Processing Sequence


Assembly
Programmer's
Perspective
of a Computer



Fetch Instruction
(According to PC) → Decode Instruction → Fetch Operands

Instruction Processing Sequence



Assembly
Programmer's
Perspective
of a Computer



Fetch Instruction
(According to PC) → Decode Instruction → Fetch Operands → Execute Instruction



Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer





Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer



Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer



Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer

