

Contents

| | | |
|----------|--|-----------|
| 1 | Introduction | 11 |
| 2 | Description | 12 |
| 2.1 | Compatibility with STM32F4 family | 14 |
| 3 | Functional overview | 17 |
| 3.1 | Arm® Cortex®-M4 with FPU and embedded Flash and SRAM | 17 |
| 3.2 | Adaptive real-time memory accelerator (ART Accelerator™) | 17 |
| 3.3 | Memory protection unit | 17 |
| 3.4 | Embedded Flash memory | 18 |
| 3.5 | CRC (cyclic redundancy check) calculation unit | 18 |
| 3.6 | Embedded SRAM | 18 |
| 3.7 | Multi-AHB bus matrix | 18 |
| 3.8 | DMA controller (DMA) | 19 |
| 3.9 | Flexible memory controller (FMC) | 20 |
| 3.10 | Quad SPI memory interface (QUADSPI) | 20 |
| 3.11 | Nested vectored interrupt controller (NVIC) | 21 |
| 3.12 | External interrupt/event controller (EXTI) | 21 |
| 3.13 | Clocks and startup | 21 |
| 3.14 | Boot modes | 22 |
| 3.15 | Power supply schemes | 22 |
| 3.16 | Power supply supervisor | 23 |
| 3.16.1 | Internal reset ON | 23 |
| 3.16.2 | Internal reset OFF | 23 |
| 3.17 | Voltage regulator | 24 |
| 3.17.1 | Regulator ON | 24 |
| 3.17.2 | Regulator OFF | 25 |
| 3.17.3 | Regulator ON/OFF and internal reset ON/OFF availability | 27 |
| 3.18 | Real-time clock (RTC), backup SRAM and backup registers | 28 |
| 3.19 | Low-power modes | 29 |
| 3.20 | V _{BAT} operation | 29 |
| 3.21 | Timers and watchdogs | 30 |

| | | |
|--------|--|----|
| 3.21.1 | Advanced-control timers (TIM1, TIM8) | 31 |
| 3.21.2 | General-purpose timers (TIMx) | 31 |
| 3.21.3 | Basic timers TIM6 and TIM7 | 31 |
| 3.21.4 | Independent watchdog | 32 |
| 3.21.5 | Window watchdog | 32 |
| 3.21.6 | SysTick timer | 32 |
| 3.22 | Inter-integrated circuit interface (I^2C) | 32 |
| 3.23 | Universal synchronous/asynchronous receiver transmitters (USART) | 32 |
| 3.24 | Serial peripheral interface (SPI) | 33 |
| 3.25 | HDMI (high-definition multimedia interface) consumer electronics control (CEC) | 33 |
| 3.26 | Inter-integrated sound (I^2S) | 34 |
| 3.27 | SPDIF-RX Receiver Interface (SPDIFRX) | 34 |
| 3.28 | Serial audio interface (SAI) | 34 |
| 3.29 | Audio PLL (PLLI2S) | 35 |
| 3.30 | Serial audio interface PLL (PLLSAI) | 35 |
| 3.31 | Secure digital input/output interface (SDIO) | 35 |
| 3.32 | Controller area network (bxCAN) | 35 |
| 3.33 | Universal serial bus on-the-go full-speed (OTG_FS) | 36 |
| 3.34 | Universal serial bus on-the-go high-speed (OTG_HS) | 36 |
| 3.35 | Digital camera interface (DCMI) | 37 |
| 3.36 | General-purpose input/outputs (GPIOs) | 37 |
| 3.37 | Analog-to-digital converters (ADCs) | 37 |
| 3.38 | Temperature sensor | 37 |
| 3.39 | Digital-to-analog converter (DAC) | 38 |
| 3.40 | Serial wire JTAG debug port (SWJ-DP) | 38 |
| 3.41 | Embedded Trace Macrocell™ | 38 |
| 4 | Pinout and pin description | 39 |
| 5 | Memory mapping | 65 |
| 6 | Electrical characteristics | 70 |
| 6.1 | Parameter conditions | 70 |
| 6.1.1 | Minimum and maximum values | 70 |

| | | |
|--------|---|-----|
| 6.1.2 | Typical values | 70 |
| 6.1.3 | Typical curves | 70 |
| 6.1.4 | Loading capacitor | 70 |
| 6.1.5 | Pin input voltage | 70 |
| 6.1.6 | Power supply scheme | 71 |
| 6.1.7 | Current consumption measurement | 72 |
| 6.2 | Absolute maximum ratings | 72 |
| 6.3 | Operating conditions | 74 |
| 6.3.1 | General operating conditions | 74 |
| 6.3.2 | VCAP_1 / VCAP_2 external capacitor | 76 |
| 6.3.3 | Operating conditions at power-up / power-down (regulator ON) | 77 |
| 6.3.4 | Operating conditions at power-up / power-down (regulator OFF) | 77 |
| 6.3.5 | Reset and power control block characteristics | 78 |
| 6.3.6 | Over-drive switching characteristics | 79 |
| 6.3.7 | Supply current characteristics | 79 |
| 6.3.8 | Wakeup time from low-power modes | 99 |
| 6.3.9 | External clock source characteristics | 100 |
| 6.3.10 | Internal clock source characteristics | 105 |
| 6.3.11 | PLL characteristics | 106 |
| 6.3.12 | PLL spread spectrum clock generation (SSCG) characteristics | 108 |
| 6.3.13 | Memory characteristics | 110 |
| 6.3.14 | EMC characteristics | 112 |
| 6.3.15 | Absolute maximum ratings (electrical sensitivity) | 114 |
| 6.3.16 | I/O current injection characteristics | 115 |
| 6.3.17 | I/O port characteristics | 116 |
| 6.3.18 | NRST pin characteristics | 121 |
| 6.3.19 | TIM timer characteristics | 122 |
| 6.3.20 | Communications interfaces | 122 |
| 6.3.21 | 12-bit ADC characteristics | 139 |
| 6.3.22 | Temperature sensor characteristics | 144 |
| 6.3.23 | V _{BAT} monitoring characteristics | 145 |
| 6.3.24 | Reference voltage | 145 |
| 6.3.25 | DAC electrical characteristics | 145 |
| 6.3.26 | FMC characteristics | 148 |
| 6.3.27 | Camera interface (DCMI) timing specifications | 168 |
| 6.3.28 | SD/SDIO MMC card host interface (SDIO) characteristics | 169 |
| 6.3.29 | RTC characteristics | 171 |

| | | |
|--|---|------------|
| 7 | Package information | 172 |
| 7.1 | LQFP64 package information | 172 |
| 7.2 | LQFP100 package information | 175 |
| 7.3 | LQFP144 package information | 178 |
| 7.4 | UFBGA144 7 x 7 mm package information | 182 |
| 7.5 | UFBGA144 10 x 10 mm package information | 185 |
| 7.6 | WLCSP81 package information | 188 |
| 7.7 | Thermal characteristics | 191 |
| 8 | Part numbering | 192 |
| Appendix A Application block diagrams | | 193 |
| A.1 | USB OTG full speed (FS) interface solutions | 193 |
| A.2 | USB OTG high speed (HS) interface solutions | 195 |
| Revision history | | 196 |