



Revision History

Rev. Code	Date	Description
V1.0	2020-03-23	Revision 1.0 release


系统供电电源




系统复位, 关机电路




纽扣电池





外部RTC时钟芯片



安装固定孔



CAN原理



FUSE MAP

<Default: QSPI BOOT>

0/1

0/1

0/1

1

0

0

0

0

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved		DDRSMP: "000": Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDAC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDMC_RST pad (eSDHC3 & 4 only)	SD Loopback Clock Source 0 - through SD pad 1 - direct	SD Loopback Clock Source 0 - through SDR0 and SDR104 only 1 - through SD pad
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDMC_RST pad (eSDHC3 & 4 only)	SD Loopback Clock Source 0 - through SDR0 and SDR104 only 1 - direct
NAND	1	BT_TOGGLEMODE	Pages in Block 00 - 128 01 - 64 10 - 32 11 - 16		Nand Number of Devices 00 - 1 01 - 2 10 - 4 11 - Reserved		Nand Row address bytes 00 - 3 01 - 4 10 - 4 11 - 8	

0

0

0

0

1

0

0

0

TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	High Speed Phase Selection 0 - select sampling at inverted clock 1 - select sampling at non-inverted clock	High Speed Phase Selection 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	High Speed Phase Selection 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	High Speed Delay Selection 0 - no clock delay 1 - two clock delay	Boot Frequencies (eMMC/SD) 0 - 500 / 450 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM	Musing Scheme: 00 - A/D16 01 - A/DH 10 - A/H 11 - Reserved		OneNand Page Size: 00 - 1KB 01 - 2KB 10 - 4KB 11 - Reserved		Reserved	Boot Frequencies (eMMC/SD) 0 - 500 / 450 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (eMMC/SD) 0 - 500 / 450 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	SD Calibration Step "00" - 1 TBD		Bus Width: 0 - 1-bit 1 - 4-bit		Port Select: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (eMMC/SD) 0 - 500 / 450 MHz 1 - 250 / 200 MHz	SDA VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
MMC/eMMC	Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 011 - 4-bit (eMMC 4.4) 100 - 8-bit (eMMC 4.4) 101 - 8-bit (eMMC 4.4) 110 - 8-bit (eMMC 4.4) 111 - Reserved				Port Select: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (eMMC/SD) 0 - 500 / 450 MHz 1 - 250 / 200 MHz	SDA VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
NAND	Toggle Mode: STANBY, Standby Delay, Read Latency 000 - 18 GPMACX cycles 001 - 18 GPMACX cycles 010 - 18 GPMACX cycles 011 - 18 GPMACX cycles 100 - 18 GPMACX cycles 101 - 18 GPMACX cycles 110 - 18 GPMACX cycles 111 - 18 GPMACX cycles				BOOT_SEARCH_COUNT: 00 - 2 01 - 3 10 - 4 11 - 8	Boot Frequencies (eMMC/SD) 0 - 500 / 450 MHz 1 - 250 / 200 MHz	Rowal Time 0 - 1.2ms 1 - 2.5ms (eMMC/SD)	Reserved

0

0

0

0

0

0

0

0


TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infinite-Loop (Debug USE only) 0 - Disable 1 - Enable	EEPROM Recovery Enable 0 - Disabled 1 - Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)				Port Select 000 - #CPR1 001 - #CPR2 010 - #CPR3 011 - #CPR4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WDG_ENABLE 0 - Disabled 1 - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Stand Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDMMC Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS value)
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDMC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_29K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set	USDMC_IOMUX_SIGN_BIT_ENABLE 0 - Disable 1 - Enable	USDMC_IOMUX_SRE Enable 0 - Disable 1 - Enable
0x470	USDMC_CMD_OE_PRE_EN (SD/MMC debug)	LPB_BOOT_CFG (Core / DDR - Bus) 00 - LPB Disable 01 - 1 GPMAC (def freq) 10 - Div by 2 11 - Div by 4	BT_LPB_POLARITY (GPIO polarity)		POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)			
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						

启动方式


NAND MT29F32G08CBACA

1 page = (6K + 224 bytes)
1 block = (6K + 224 bytes) x 256 pages
= (1024K + 56K) bytes
1 plane = (1024K + 56K) bytes x 2048 blocks
= 1.728MB
1 LUN = 17.280MB x 2 planes
= 34.560MB

Boot Configuration



北京迅为电子有限公司 www.topeetboard.com			
File	BOOT_CFG		
Size	Document Number		Rev 1.0
C			
Date:	Tuesday, March 24, 2020	Sheet	3 of 14



北京迅为电子有限公司 www.topeetboard.com

Title

UARTs /GPIO

Size

Custom

Document Number

Rev

1.0

Date

Tuesday, March 24, 2020


Sheet

4


of

14


100M ETHERNET RMII PHY x1




RMII CFG







100M ETHERNET RMII PHY x2




RMII CFG









RGB TO LVDS




屏幕电源控制




RGB接口




LVDS FPC接口方式




LVDS HDMI接口方式



USB OTG




JTAG





USB HOST

USB HUB




USB HOST







WIFI








4G







SIM Slot





◀ LCD_DATA[23:0]



Title HDMI			
Size C	Document Number <Doc>		Rev 1.0
Date: Tuesday, March 24, 2020		Sheet 13	of 14

核心板接口

