


(b) At **compilation** step, INCAME locates the interrupt location, adds virtual instructions, and generates the virtual-instruction ISA (VI-ISA) sequence.



(c) At **runtime**, IAU fetches VI-ISA instructions from DDR and translates the VI-ISA sequence to original ISA sequence executed on the accelerator.