# SOC Lab 4-1 Group 10

R11943022 電子所碩二 范詠為 R11943025 電子所碩二 謝郁楷 R11943124 電子所碩二 曾郁瑄

#### Overview

在 lab 4-1 中,我們設計 controller 去控制 BRAM 與 wishbone bus,並設計 FIR filter 的 firmware code,再運用建立好的 Caravel SoC 環境去模擬電路行為。

- 1. Explanation of your firmware code
  - 如下圖,fir.c運作步驟如下:
  - I. 初始化 outputsignal
  - II. 運用 2 for loop 去進行 FIR filter,並用 shift register 去將 對應的 inputsignal 與 tap 做運算。outputsignal 在每次 iteration 得到該點的 partial sum,並累加起來儲存,完整運算 完後會 reutrn 回 counter\_la\_fir.c 中的 fir function。

```
1 #include "fir.h"
    void __attribute__ ( ( section ( ".mprjram" ) ) ) initfir() {
       //initial your fir
        //int i = 0;
        for (int i = 0; i < N; i++)
 8
            outputsignal[i] = 0;
9
10 }
11
12   int* __attribute__ ( ( section ( ".mprjram" ) ) ) fir(){
       initfir();
14
        //write down your fir
        for (int i = 0; i < N; i++)
16
            for (int j = 0; j < N; j++)
18
19
                if ((i - j) >= 0)
                {
21
                    outputsignal[i] = outputsignal[i] + inputsignal[i - j] * taps[j];
22
23
24
25
        return outputsignal;
```

#### 如下圖, fir.h 中設 tap 以及 inputsignal data

```
#ifndef __FIR_H__
#define __FIR_H__
#define N 11

int taps[N] = {0,-10,-9,23,56,63,56,23,-9,-10,0};
int inputbuffer[N];
int inputsignal[N] = {1,2,3,4,5,6,7,8,9,10,11};
int outputsignal[N];
#endif
```

## 2. Explanation of your assembly code

- Apply the configuration
  - Assembly code

```
lui a5,0xf0006
398 10000580: 00100713
                               sw a4,0(a5) # f0006000 <_esram+0xb8005e98>
399 10000584: 00e7a023
400 10000588: 260007b7
                               lui a5,0x26000
   1000058c: 00100713
402 10000590: 00e7a023
                               sw a4,0(a5) # 26000000 <_esram_rom+0x15fff7f8>
403 10000594: 00000013
   10000598: 260007b7
                               lui a5,0x26000
    1000059c: 0007a703
                               lw a4,0(a5) # 26000000 <_esram_rom+0x15fff7f8>
   100005a0: 00100793
                               li a5,1
407 100005a4: fef70ae3 beq a4,a5,10000598 <main+0x2ac>
```

## counter\_fir\_la.c

- 與對應到的 address 進行寫入
  - Assembly code

```
100005a8: f00037b7
                              lui a5,0xf0003
100005ac: 00c78713
                              addi a4,a5,12 # f000300c <_esram+0xb8002ea4>
100005b0: 00000793
100005b4: 00f72023
                              sw a5,0(a4)
100005b8: f0003737
                             lui a4,0xf0003
100005bc: 01c70713
                             addi a4,a4,28 # f000301c <_esram+0xb8002eb4>
100005c0: 00f72023
100005c4: f00037b7
                             lui a5,0xf0003
                             addi a4,a5,8 # f0003008 <_esram+0xb8002ea0>
100005c8: 00878713
100005cc: fff00793
100005d0: 00f72023
100005d4: f0003737
                             lui a4,0xf0003
100005d8: 01870713
                             addi a4,a4,24 # f0003018 <_esram+0xb8002eb0>
100005e0: f00037b7
                             addi a4,a5,4 # f0003004 < esram+0xb8002e9c>
100005e4: 00478713
100005e8: 00000793
                             li a5,0
sw a5,0(a4)
100005ec: 00f72023
100005f0: f0003737
                             addi a4,a4,20 # f0003014 <_esram+0xb8002eac>
100005f4: 01470713
100005f8: 00f72023
                             sw a5.0(a4)
100005fc: f0003737
                             lui a4,0xf0003
10000600: 00000793
10000604: 00f72023
                             sw a5,0(a4) # f0003000 <_esram+0xb8002e98>
10000608: f0003737
                             lui a4.0xf0003
1000060c: 01070713
                             addi a4,a4,16 # f0003010 <_esram+0xb8002ea8>
10000614: 260007b7
                             addi a5,a5,12 # 2600000c < esram_rom+0x15fff804
10000618: 00c78793
1000061c: ab400737
                             lui a4,0xab400
10000620: 00e7a023
10000624: f00037b7
                             lui a5,0xf0003
10000628: 03878793
                             addi a5,a5,56 # f0003038 <_esram+0xb8002ed0>
1000062c: 0007a023
                             sw zero,0(a5)
                             lui a5,0xf0003
10000630: f00037b7
10000634: 00878713
                             addi a4,a5,8 # f0003008 <_esram+0xb8002ea0>
10000638: 00000793
                             sw a5,0(a4) # ab400000 <_esram+0x733ffe98>
1000063c: 00f72023
10000640: f0003737
                             lui a4,0xf0003
10000644: 01870713
                             addi a4,a4,24 # f0003018 <_esram+0xb8002eb0>
10000648: 00f72023
```

counter\_fir\_la.c

```
// Configure LA probes [31:0], [127:64] as inputs to the cpu
// Configure LA probes [63:32] as outputs from the cpu
reg_la0_oenb = reg_la0_iena = 0x00000000; // [31:0]
reg_la1_oenb = reg_la1_iena = 0xFFFFFFFF; // [63:32]
reg_la2_oenb = reg_la2_iena = 0x00000000; // [95:64]
reg_la3_oenb = reg_la3_iena = 0x00000000; // [127:96]

// Flag start of the test
reg_mprj_datal = 0xAB400000;

// Set Counter value to zero through LA probes [63:32]
reg_la1_data = 0x000000000;

// Configure LA probes from [63:32] as inputs to disable counter write
reg_la1_oenb = reg_la1_iena = 0x000000000;
```

● 呼叫 fir function 並將結果寫入 reg\_mprj\_datal 指定的 address

Assembly code

```
38000024 <initfir>:
610 38000024: fe010113
                                 addi sp,sp,-32
611 38000028: 00812e23
                                 sw s0,28(sp)
612 3800002c: 02010413
                               addi s0,sp,32
613 38000030: fe042623
                               sw zero,-20(s0)
614 38000034: 0240006f
                               j 38000058 <initfir+0x34>
615 38000038: 08800713
                               li a4,136
616 3800003c: fec42783
617 38000040: 00279792
                               lw a5,-20(s0)
                                 slli a5,a5,0x2
618 38000044: 00f707b3
                                 add a5,a4,a5
619 38000048: 0007a023
                                 sw zero,0(a5)
620 3800004c: fec42783
                               lw a5,-20(s0)
621 38000050: 00178793
                               addi a5,a5,1
622 38000054: fef42623
                                sw a5,-20(s0)
38000058: fec42703
624 3800005c: 00a00793
                                lw a4,-20(s0)
                                 li a5,10
625 38000060: fce7dce3
                                 bge a5,a4,38000038 <initfir+0x14>
626 38000064: 00000013
627 38000068: 00000013
628 3800006c: 01c12403
                               lw s0,28(sp)
629 38000070: 02010113
                                 addi sp,sp,32
630 38000074: 00008067
```

• counter\_fir\_la.c

```
int* tmp = fir();
reg_mprj_datal = *tmp << 16;
reg_mprj_datal = *(tmp+1) << 16;
reg_mprj_datal = *(tmp+2) << 16;
reg_mprj_datal = *(tmp+3) << 16;
reg_mprj_datal = *(tmp+4) << 16;
reg_mprj_datal = *(tmp+5) << 16;
reg_mprj_datal = *(tmp+6) << 16;
reg_mprj_datal = *(tmp+6) << 16;
reg_mprj_datal = *(tmp+7) << 16;
reg_mprj_datal = *(tmp+8) << 16;
reg_mprj_datal = *(tmp+9) << 16;
reg_mprj_datal = *(tmp+9) << 16;
reg_mprj_datal = *(tmp+10) << 16;</pre>
```

- fir.c 中作 fir filter 的運算
  - Assembly code

• fir.c

3. How does it execute a multiplication in assembly code? 將乘法拆成不斷累加做計算。counter\_la\_fir.out 中顯示了 fir.c 中做 multiplication 的 assembly code, 如下圖。

```
38000000 < mulsi3>:
     38000000: 00050613
                                  mv a2,a0
600 38000004: 00000513
                                  li a0,0
    38000008: 0015f693
                                  andi a3,a1,1
                                  beqz a3,38000014 < mulsi3+0x14>
602 3800000c: 00068463
603 38000010: 00c50533
                                  add a0,a0,a2
604
     38000014: 0015d593
                                  srli a1,a1,0x1
                                  slli a2,a2,0x1
605 38000018: 00161613
     3800001c: fe0596e3
                                  bnez a1,38000008 < mulsi3+0x8>
     38000020: 00008067
                                  ret
```

a0 及 a1 將要做 multiplication 的 data 送進來, a0 assign 給 a2, 再將 a0 設為 0 作為後續累加。當 a3 為不為 0 時,進行 a0+a2 的累加運算。當 a3 為 0 時,跳過累加部分,直接進到將 a1 右移一位的指令,後將 a2 左移一位作乘積的進位,再去判斷如果 a1 為 0 時為完成累加的運算,反之則繼續回到 38000008 的位子進行運算。

4. What address allocate for user project and how many space is required to allocate to firmware code

從 section. lds 可以看到 user project 的 original address 為 0x3800000。

```
MEMORY {

vexriscv_debug : ORIGIN = 0xf00f0000, LENGTH = 0x00000100

dff : ORIGIN = 0x00000000, LENGTH = 0x000000400

dff2 : ORIGIN = 0x00000400, LENGTH = 0x00000200

flash : ORIGIN = 0x10000000, LENGTH = 0x01000000

mprj : ORIGIN = 0x30000000, LENGTH = 0x00100000

mprjram : ORIGIN = 0x38000000, LENGTH = 0x00400000

hk : ORIGIN = 0x26000000, LENGTH = 0x00100000


csr : ORIGIN = 0xf0000000, LENGTH = 0x000100000

20 }

21 SECTIONS
```

從 counter\_la\_fir.out 可以看到 fir filter 計算的空間為 0x38000000~0x38000164,總計需要 356 bytes (Hex 164)。

```
598 38000000 <__mulsi3>:
     38000000: 00050613
                                  mv a2,a0
      38000004: 00000513
                                  li a0,0
      38000008: 0015f693
                                  andi a3,a1,1
                                  beqz a3,38000014 < mulsi3+0x14>
      3800000c: 00068463
     38000010: 00c50533
                                  add a0,a0,a2
                                  srli a1,a1,0x1
     38000014: 0015d593
                                  slli a2,a2,0x1
     38000018: 00161613
      3800001c: fe0596e3
                                  bnez a1,38000008 <__mulsi3+0x8>
     38000020: 00008067
                                  ret
     38000024 <initfir>:
      38000024: fe010113
                                  addi sp,sp,-32
      38000028: 00812e23
                                  sw s0,28(sp)
     3800002c: 02010413
                                  addi s0, sp, 32
     38000030: fe042623
                                  sw zero,-20(s0)
                                  j 38000058 <initfir+0x34>
     38000034: 0240006f
     38000038: 08800713
                                  li a4,136
     3800003c: fec42783
                                  lw a5,-20(s0)
     38000040: 00279793
                                  slli a5,a5,0x2
     38000044: 00f707b3
                                  add a5,a4,a5
     38000048: 0007a023
                                  sw zero,0(a5)
                                  lw a5,-20(s0)
      3800004c: fec42783
      38000050: 00178793
                                  addi a5,a5,1
      38000054: fef42623
                                  sw a5,-20(s0)
      38000058: fec42703
                                  lw a4,-20(s0)
                                  li a5,10
     3800005c: 00a00793
     38000060: fce7dce3
                                  bge a5,a4,38000038 <initfir+0x14>
     38000064: 00000013
                                  nop
     38000068: 00000013
                                  nop
      3800006c: 01c12403
                                   lw s0,28(sp)
      38000070: 02010113
                                  addi sp,sp,32
      38000074: 00008067
                                  ret
```



#### 5. Interface between BRAM and wishbone interface

#### A. Waveform from xsim


• Read data from BRAM(wbs\_we\_i = 1)

下圖為從 BRAM read data 的 waveform,可以看到 wbs\_cyc\_i 與 wbs\_stb\_i 都為 1 時,表示 BRAM 的資料可以被讀出(valid),當 wbs ack 0 為 1 時,Do0 上的 data 被讀出。



Write data into BRAM (wbs\_we\_i = 1)

下圖為 write data 進 BRAM 的 waveform,可以看到 wbs\_cyc\_i 與 wbs\_stb\_i 都為 1 時,表示 wishbone 的 data 可以被 BRAM(valid),當 wbs\_ack\_0 為 1 時,data 寫入 BRAM。




# B. Design

FSM

RESET: 初始狀態IDLE: 閒置狀態

● DATA: Delay 10 cycle 後準備 output 結果



# 6. Synthesis report

clock period = 10.547 (ns)
input delay = 1.299 (ns)
output delay = 2.167 (ns)

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	0.000 ns	Worst Hold Slack (WHS):	0.000 ns	Worst Pulse Width Slack (WPWS):	4.773 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	571	Total Number of Endpoints:	571	Total Number of Endpoints:	39

28 | 1. Slice Logic 29 | -----

3(	9
3.	l
3:	2

31 : +	<b>+</b>		L	<b></b>	<b></b>	
32   Site Type	Used	   Fixed	Prohibited	Available	Util%	
33   +	+		·	+	++ 	
34   Slice LUTs*	10	0	0	53200	0.02	
35 ;   LUT as Logic	10	0	0	53200	0.02	
36   LUT as Memory	0	0	0	17400	0.00	
37     Slice Registers	6	0	0	106400	<0.01	
38¦  Register as Flip Flop	6	0	0	106400	<0.01	
39   Register as Latch	0	0	0	106400	0.00	
40   F7 Muxes	0	0	0	26600	0.00	
41   F8 Muxes	0	0	0	13300	0.00	
42 +						
65 2. Memory						
66						
67 :						
00.1						

67 ¦ 68 ¦ -	<b>.</b>	<b>.</b>		<b>.</b>	+
69	Site Type	Used	Fixed	Prohibited	Available   Util%
71	Block RAM Tile	16	0	0	
	RAMB36/FIF0*   RAMB36El only	16     16		0 	140   11.43   
74	RAMB18	j oj	0	_	280   0.00
/3	+	+			++