

Class Test -01

Shahul Hameed.S

1KNI8CS097

CSE 'A' Sec '4th Sem
MES

① Difference b/w RISC and CISC

RISC

CISC

- | | |
|---|------------------------------------|
| * Reduced instruction | * Complex instruction |
| * Executes within single clock cycle | * Executes as in more clock cycle. |
| * High clock speed | * low clock speed. |
| * It has large general purpose register set | * no load and store registers |
| * Instructions executed in parallel by pipeline | * no such pipelines. |

② Explain pipelining with example.

A pipeline is the mechanism a RISC processor uses to execute instructions.

Pipeline speeds up execution, Here next instruction is fetched while other instructions are being decoded and fetched.


ARM three stage pipeline



- * Fetch loads an instruction from memory

- * Decode identifies an instruction to be executed.
- * Execute processes the instruction.

⇒ Pipelined Instruction Sequence




Here 3 instructions are placed in pipeline sequence.

In first cycle ADD instruction is fetched.

In second cycle ADD is Decoded SUB instruction is fetched

In third cycle CMP is fetched, SUB is Decoded and ADD is Executed.

ARM9 FIVE stage pipeline



ARM9 Increases 2 stages by adding memory and write back stage.



ARM10 increases the length of pipeline by adding 6th stage issue.

Class Test - 02

Shahid Hameed . S

1KN18C5097

CSE 'A' Sec 2nd Sem

MES

① Explain the MOV instruction Set provided by ARM with the example for each.

> This instruction copies N to Rd; where N is a register or intermediate value. It is useful for setting initial value and transferring data b/w registers.

Syntax: <Instruction> {<Cond>} {S} Rd, N

MOV - Move a 32 bit value into a register

MOVN - Move the NOT of 32 bit value into a register

$Rd = \sim N$

Eg: MOV r_7, r_5

PRE $r_5 = 5$

$r_7 = 8$

MOV r_7, r_5 ; let $r_7 = r_5$

After $r_5 = 5$

$r_7 = 5$

② Explain PSR instruction with example.

> * The ARM instruction set provides 2 instructions to directly control a program status registers.

* The MSR instruction transfers the contents of a registers into the CPSR or SPSPR

* The MSR instruction transfers the contents of either the

CPSR or SPSR into register.

* Together these instructions are used to read and write the CPSR and SPSR.

Syntax:

MRS {<cond>} Rd, <SPSR/SPSR>

MSR {<cond>} <CPSR/SPSR> = <fields>, Rm

MSR {<cond>} <CPSR/SPSR> = <fields>, # immediate.

Class Test-03

MES

Shahul Hameed. S

1KN18CS097

CS E 'A' Sec 4th Sem

① Difference b/w general computing System and Embedded computing System.

> General computing System

* A system which is a combination of a general hard purpose OS for executing a variety of appliances.

* Contains a general purpose OS (GPOS).

* Response requirements are not time critical

* Need not be deterministic in execution behaviour

* Applications are programmable by the users

Embedded computing System.

* A system which is a combination and embedded OS for executing and efficient of applications.

* May or may not contain an OS for functioning.

* For certain category of Embedded Systems like machines critical systems, the response time requirement is critically high.

* Execution behaviour is deterministic for certain types of Embedded Systems like RT and Real time Systems.

* The firmware of the Embedded system is pre programmed and it is non-atteachable by the end user.


Q) what is Barrel shifter? Explain with an example.

> A barrel shifter is a digital circuit that can shift a data word by a specified number of bits without the use of an sequential logic, only ~~pure~~ combinational logic is used. One way to implement a barrel shifter is a sequence of multiplexers, where the o/p of one multiplexer is connected to the i/p of the next multiplexer in a way that depends on the shift distance. A barrel shifter is often used to shift or rotate in bits in modern microprocessors typically within single clock cycle.

eg: Take a 4 bit barrel shifter with i/p A, B, C, D

The shifter can cycle the order of the bits ABCD as DABC, CBAB or BCDA in this case, no bits are lost. That is it can shift all of the o/p's upto 3 position to the right.

The barrel shifter has a variety of applications including being a useful component in a microprocessors.



Class Test - 04

MES

Shahul Hameed.S

12N18C5097

CSE / A Sec 4th sem

Q1) What are the operational and non-operational quality attributes of an embedded system?

> Operational quality attributes or present the relevant quality attributes released to the embedded system when it is in the operational model online mode.

① Response: is a measure of quickness of the system. It gives an idea about how fast your system is tracking the changes in ~~the~~ i/p variables.

② Throughput: deals with the efficiency of a system. Throughput is defined as the rate of production / operation of a defined process over a stated period of time.

③ Reliability: is a measure of how much percent you can surely upon the proper functioning of the system to failures.

④ Maintainability: deals with support and maintenance to the end user / client in case of technical issues and product failure on the basis of a routine system checkup.

⑤ Security: aspect cover, confidentiality integrity and the availability.

Non-operational quality:

① Testability and Debug ability: deals with how easily one can test his/her design, application and by which means he/she can test it.

② Evolvability: is a term which closely related to the case

with which the embedded product can be to take advantages of new firmware technologies.

- ③ Portability: an embedded product is said to be portable if the product is capable of functioning as such in various environments.
- ④ time to prototype and market: is the time elapsed between the Conceptualisation of a product at the time at which the product is ready to selling / use.
- ⑤ per unit and total cost: is a factor which produce is closely monitored by both end user and product manufacturing.

②

Explain the fundamental issues in hardware, software co-design

7

- * Selecting the model: In hardware software co-design models are used for capturing and describing the system characteristics.
- * Selecting the architecture: The architecture specifies how a system is going to implement in terms of the number and types of different components and the interconnection among them.
- * Selecting the languages: A programming language captures a 'Computational model' and maps it into architecture.
- * partitioning system reqs into hardware and software:
It may be possible to implement the system requirements in either hardware / software.

Class Test - 05

MES

Shahul Hameed.S

1PN18CS097

CSE / A' Sec 4th sem

① Differentiate b/w hard real time and soft real time OS with a eg. for each.

Hard real time

Soft real time

* In hard real time system the size of data file is small / medium.

* In soft real time system the size of data file is large.

* In this system safety is critical

* In this system safety is not critical.

* In this system response time is in millisecond

* In this system response time are higher.

* A hard real time system is very restrictive.

* A soft real time system is less restrictive.

* Satellite launch

* DVD player.

② Explain the simulator and emulator

Simulator :- A simulator is designed to create an environment that contains all of the software variables and configurations that will exist in an application's actual production environment. Simulators don't attempt to emulate the actual hardware that will host the application in production. Because simulators create only software environments, they can be implemented using high-level programming.

language.

Emulator 1:

This doesn't attempt to mimic all of the hardware features of a production environment as well as software features.

To achieve this, you typically need to write an emulator using assembly language. Emulators may not do a perfect job of emulating the hardware and software of a production environment, they are not a substitute for real-device testing. They just allow you to set up an environment.