Internals - 01

Microcontroller and Embedded System.

Shahul Hameed.S
1KN18CS097
CSE 'A' Sec

(2b).

RISC	CISC
• Instruction size fixed	• Instruction size varies
• 4 bytes of Instruction length.	• 1, 2, 3 or 4 bytes of instruction length.
• Less number of instructions	• More number of instructions
• It is easy and quick to decode.	• It slow & xoical to decode.
• It has medium instruction execution speed.	• It is slow instruction execution.
• It has simple hardware	• It has complicated hardware.
• Rarely accessing memory	• frequent access of memory
• It has many registers, general purpose registers.	• It has few and special purpose registers.
• Complex addressing modes are synthesized in software	• Support complex addressing modes.
• Ex:- Intel X86, Motorola 6800 Series	• Ex: ARM, 8051, ATMEL

2a. Banked Registers:

All 37 registers in the register file of those 20 registers are hidden from a program at different times they are available only when the processor is in a particular mode. These registers are called banked registers.

These are identified by the shading the diagram. for Ex: Abort mode has banked registers. registers of a particular mode are denoted by an underline character post fixed to the mode mnemonic / mode.

All processor modes except System mode have a set of associated bank registers that are subset of main 16 registers.

Interrupt request mode - R13 and R14 are accessed. R13 is changed to R13 - irq and R14 → R14 - irq in IR mode. The user mode registers r13_usr and r14_usr are not affected.

3a. ARM CORE DATA FLOW:

The figure shows Von-Neumann architecture ARM core data flow model. Here Data & instruction share same Bus. ARM processor uses load - store architecture.

Load - Instruction copies data from memory to register.

Store. - copies data from register to memory.

Register file - It is a bank of 32 bit register R0 - R15

Sign Extend - It converts a signed 8 bit & 16 bit numbers to 32 bit values.

Instruction decoder:

It translates instructions before they executed.



ARM has 2 ~~sets~~ sources registers Rm & Rn read from register file using Internal buses A & B.

Data processing instruction write the result in destination Register Rd. to the register file.

LOAD & STOR instructions use ALU to generate address.

The Contents of registers Rn is pre-processed in Barrel register before it enters ALU.

* The instruction updates the address register before the CPU reads or writes the next register value.

(30)

CPSR



- ARM uses CPSR to monitor and control internal operations
- CPSR is dedicated has 32 bit register
- It is divided into → control, status, conditional flags and extensions.
- process modes :- determines which registers are active privileged and non privileged.
- privileged :- full read, write, access to CPSR.
- Non-privileged :- only read, read-write (Conditional).
- processor state and instruction set :- state of the determines which instruction set is executed.
- ~~IT~~ Interrupt mode :- ~~used~~ used to stop a specific instructions.
- Conditional flags :- N- negative : Results in negative.
  Z- Zero : Results in Zero.
  C- carry : Carries a unsigned overflow.
  V- overflow : Carries a signed overflow.