

Microcontroller and Embedded System,

Shahul Hamid.5

18N18CS097

CSE 'A' Sec

(2b).

RISC

- Instruction size fixed
- 4 bytes of instruction length.
- Less number of instructions
- It is easy and quick to decode.
- It has medium instruction execution speed.
- It has simple hardware.
- Rarely accessing memory
- It has many registers, general purpose registers.
- Complex addressing modes are synthesized in software
- Ex: Intel X86, Motorola 68000 Series

CISC

- Instruction size varies
- 1, 2, 3 or 4 bytes of instruction length.
- More number of instructions
- It slow & serial to decode.
- It is slow instruction execution.
- It has complicated hardware.
- frequent access of memory
- It has few and special purpose registers.
- supports complex addressing modes.
- Ex: ARM, 8051, 486

2a. Banked Registers:

All 37 registers in the register file of those 20 registers are hidden from a program at different times they are available only when the processor is in a particular mode. These registers are called banked registers.

These are identified by the shading the diagram. for
Ex: Abort mode has banked registers, registers of a particular ~~character~~ per mode are denoted by an underline character post fixed to the mode mnemonic / mode.

All processor modes except System mode have a set of associated bank registers that are subset of main 16 registers.
~~IR~~ Interrupt request mode - r_{13} and r_{14} are accessed.
 r_{13} is changed to $r_{13} - iqr$ and $r_{14} \rightarrow r_{14} - iqr$ in IR mode.
The user mode registers $r_{13} - usr$ and $r_{14} - usr$ are not affected.

3a. ARM CORE DATA FLOW:

The figure shows Non-Newmann architecture ARM core data flow model. Here Data & instruction share same Bus. ~~ARM~~ ARM processor uses load-store architecture.

Load - Instruction copies data from memory to register.


Store - Copies data from register to memory.

Register file - It is a state bank of 32 bit registers $r_0 - r_{15}$

Sign Extend - It converts a signed 8 bit & 16 bit numbers to 32 bit values.

Instruction decoder

It translates instructions before they are executed.



ARM has 2 ~~src~~ sources registers R_m & R_n read from register file using internal buses A & B .


Data processing instructions write the result in destination register R_d to the register file.

LOAD & STORE instructions use ALU to generate address.

The contents of register R_n is pre-processed in Barrel register before it enters ALU.

* The instruction updates the address register before the code reads or writes the next register value.

(30)



- ARM uses CPSR to monitor and control internal operations.
- CPSR is dedicated as 32-bit register.
- It is divided into → control, status, conditional flags and extensions.
- **processor mode**: Determines which registers are active privileged and non-privileged.
- **privileged**: full read, write, access to CPSR.
- **Non-privileged**: only read, read-write (conditional).
- **processor status and instruction set**: state of processor determines which instruction set is executed.
- **Interrupt mode**: used to stop a specific instructions.
- **Conditional flags**:
 - N - negative: Result is negative.
 - Z - Zero: Result is Zero.
 - C - carry: Carries a unsigned overflow.
 - V - overflow: Carries a signed overflow.