
ECE 411 MP4 CP0 Design Document

Neha Agarwal Yu Li Mitchell Bifeld TA: Yian Wang

March 10th, 2023



Controller Datapath Addendum:

Following is pseudo code for the non-standard blocks in the datapath which were not expanded in the datapath for clarity.

pcmux_sel_compute:

```
if ((op_br & br_en) | op_jal)
     pcmux_sel = pcmux::alu_out;
else if (op_jalr)
     pcmux_sel = pcmux::aluout_mod2;
else
     pcmux_sel = pcmux::pc_plus4;
rd_data_encoder:
lw = read_data
lh = sext32(addr[1] ? read_data[31:16] : read_data[15:0]);
lhu = zext32(addr[1] ? read_data[31:16] : read_data[15:0]);
lb = sext32(addr[0] ? lh[15:8] : lh[7:0]);
lbu = zext32(addr[0] ? lh[15:8] : lh[7:0]);
mem_write_en_compute:
case(funct3)
     3'b000: mem_write_en = (4'b0001 << ex_data_out[1:0]);
     3'b001: mem_write_en = (4'b0011 << ex_data_out[1:0]);
     3'b010: mem_write_en = 4'b1111;
     defaults: mem_write_en = 4'b0000;
endcase
```

Controller Description:

There is no state machine for the pipeline controller as this is a single cycle design. However, the control unit does output various signals to control the pipeline. As the implementation of the controller is simply setting the control signals based on the opcode, funct3, and funct7 of the current instruction, the entire controller implementation is provided.

```
import rv32i types::*;
module control_rom
(
    input rv32i opcode opcode,
   input [2:0] funct3,
    input [6:0] funct7,
    output rv32i_control_word ctrl
);
always_comb
begin
   /* Default assignments */
   ctrl.opcode = opcode;
   crtl.funct3 = funct3;
   ctrl.immmux sel = immmux::u imm;
   ctrl.load_regfile = 1'b0;
   ctrl.aluop = alu ops'(funct3);
   ctrl.cmpop = cmp_ops'(funct3);
   ctrl.pcmux_sel = pcmux::pc_plus4;
   ctrl.alumux1_sel = alumux1::rs1_out;
    ctrl.alumux2_sel = alumux2::rs2_out;
   ctrl.cmpmux_sel = cmpmux::rs2_out;
   ctrl.exdatamux sel = exdatamux::alu out;
   ctrl.regfilemux sel = regfilemux::mem data;
   ctrl.writedatamux sel = writedatamux::word;
    ctrl.mem_read = 1'b0;
    ctrl.mem_write = 1'b0;
    /* Assign control signals based on opcode */
    case (opcode)
        op_auipc: begin
            ctrl.aluop = alu_add;
            ctrl.alumux1 sel = alumux1::pc out;
            ctrl.alumux2 sel = alumux2::imm;//u imm
            ctrl.load regfile = 1'b1;
            ctrl.immmux_sel = immmux::u_imm;
            ctrl.regfilemux_sel = regfilemux::ex_data_out; // Main computation result of EX stage
            ctrl.exdatamux sel = exdatamux::alu out;
        op_lui: begin
            ctrl.load_regfile = 1'b1;
            ctrl.regfilemux sel = regfilemux::ex data out;
            ctrl.immmux sel = immmux::u imm;
            ctrl.exdatamux_sel = exdatamux::u_imm;
        op_br: begin
            ctrl.cmpop = funct3;
            ctrl.alumux1_sel = alumux1::pc_out;
            ctrl.alumux2_sel = alumux2::imm;//b_imm
            ctrl.alu_ops = alu_add;
            ctrl.immmux_sel = immmux::b_imm;
            ctrl.cmpmux_sel = cmpmux::rs2_out;
        end
        op_load: begin
            ctrl.alu_ops = alu add;
            ctrl.mem_read = 1'b1;
            ctrl.alumux1_sel = alumux1::rs1_out;
            ctrl.alumux2 sel = alumux2::imm;
            ctrl.exdatamux sel = exdatamux::alu out;
            ctrl.load_regfile = 1'b1;
            ctrl.immmux_sel = immmux::i_imm;
            unique case(funct3)
                lb: ctrl.regfilemux_sel = regfilemux::lb;
                lh: ctrl.regfilemux_sel = regfilemux::lh;
lbu: ctrl.regfilemux_sel = regfilemux::lbu;
                lhu: ctrl.regfilemux_sel = regfilemux::lhu;
                lw: ctrl.regfilemux sel = regfilemux::lw;
                default: ctrl.regfilemux_sel = regfilemux::ex_data_out;
            endcase
        op_store: begin
            ctrl.mem write = 1'b1;
            ctrl.alumux1_sel = alumux1::rs1_out;
            ctrl.alumux2_sel = alumux2::imm;
```

```
ctrl.aluop = alu add;
   ctrl.exdatamux_sel = exdatamux::alu_out;
   ctrl.immmux_sel = immmux::s_imm;
   case(funct3)
       sb: ctrl.writedatamux sel = writedatamux::byte;
       sh: ctrl.writedatamux sel = writedatamux::half;
       sw: ctrl.writedatamux sel = writedatamux::word;
       default: ctrl.writedatamux_sel = writedatamux::byte;
   endcase
end
op_imm: begin
   ctrl.load_regfile = 1'b1;
   ctrl.regfilemux sel = regfilemux::ex data out;
   ctrl.immmux_sel = immmux::i_imm;
   ctrl.alumux1_sel = alumux1::rs1_out;
   ctrl.alumux2 sel = alumux2::imm;
   if(funct3 == slt) begin
       ctrl.cmpmux_sel = cmpmux::i_imm;
       ctrl.cmpop = lt;
       ctrl.exdatamux sel = exdatamux::br en;
   else if (funct3 == sltu) begin
       ctrl.cmpmux_sel = cmpmux::i_imm;
       ctrl.cmpop = ltu;
       ctrl.exdatamux sel = exdatamux::br en;
   end
   else if (funct3 == sr) begin
       ctrl.exdatamux_sel = exdatamux::alu_out;
       if(funct7[5]) ctrl.aluop = alu sra;
                    ctrl.aluop = alu_srl;
   end
   else begin
       ctrl.exdatamux_sel = exdatamux::alu_out;
       ctrl.aluop = alu_ops'(funct3);
   end
end
op_reg: begin
   ctrl.load_regfile = 1'b1;
   ctrl.regfilemux sel = regfilemux::ex data out;
   ctrl.alumux1 sel = alumux1::rs1 out;
   ctrl.alumux2 sel = alumux2::rs2 out;
   if(funct3 == slt)begin
       ctrl.cmpmux sel = cmpmux::rs2 out;
       ctrl.cmpop = lt;
       ctrl.exdatamux_sel = exdatamux::br_en;
   end
   else if (funct3 == sltu)begin
       ctrl.cmpmux_sel = cmpmux::rs2_out;
       ctrl.cmpop = ltu;
       ctrl.exdatamux_sel = exdatamux::br_en;
   else if (funct3 == sr)begin
       ctrl.exdatamux_sel = exdatamux::alu_out;
       if (funct7[5]) ctrl.aluop = alu_sra;
                     ctrl.aluop = alu srl;
   else if (funct3 == add) begin
        ctrl.exdatamux_sel = exdatamux::alu_out;
        end
   else begin
       ctrl.exdatamux_sel = exdatamux::alu_out;
       ctrl.aluop = alu_ops'(funct3);
   end
end
op_jal: begin
   ctrl.load regfile = 1'b1;
   ctrl.regfilemux_sel = regfilemux::ex_data_out;
   ctrl.exdatamux sel = exdatamux::pc plus4;
   ctrl.alumux1 sel = alumux1::pc out;
   ctrl.alumux2_sel = alumux2::imm;
   ctrl.aluop = alu_add;
   ctrl.immmux_sel = immmux::j_imm;
```