CS-47 Project 1

*Programming a calculator by assembley language

Yulong Ran

yulong.ran@sjsu.edu

San Jose State University

Abstract—The report consists of diagrams, code snippet, screen shots of testing results and explanation of four logic operations: Addition, Subtraction, Multiplication and Division.

I. INTRODUCTION

The objective of this project is to simulate four basic calculator operations: Addition, Subtraction, Multiplication, and Division with assembly language. The calculator consists of both arithmetic operations and logic operations. The goal of this project is to enhance understanding of how computers perform mathematics through the implementation of logic operations.

II. REQUIREMENT

A. Normal operations

- The au_normal procedure uses normal math operations of MIPS to compute the result such as add, sub, mul and div.
- Input: The au_normal takes three arguments as \$a0 (first operand); \$a1 (second operand); \$a2 (operation code '+', '-', '*', '/' ASCII code).
- Return: The au_normal returns result in \$v0 and \$v1; for multiplication \$v1 will contain HI, for division \$v1 will contain remainder.

B. Logic operations

- The au_logical procedure only uses MIP logic operations; the implementation follows the digital algorithm in the hardware.
- Input: The au_logical takes three arguments as \$a0 (first operand); \$a1 (second operand); \$a2 (operation code '+', '-', '*', '/' ASCII code).
- Return: The au_logical returns result in \$v0 and \$v1; for multiplication \$v1 will contain HI, for division \$v1 will contain remainder.

III. DESIGN AND IMPLEMENTATION

A. Normal operations

The normal implementations takes two argument \$a0 as first number and \$a1 as second number, and return value at register \$v0 for addition \$a0+\$a1, \$a0-\$a1, LO 32 bit of \$a0 * \$a1, \$a0 / \$a0; register \$v1 returns HI 32 bit of result of \$a0 * \$a1 and \$a0/\$a1.

Alu_normal consists of four operations: Addition, Subtraction, Multiplication and Division. All four operations are implement diretly using MIPS instructions "add", "sub", ""div", "mul". The implementation include Run-Time_Environment store and restore.


B. Logic operations

I. Au_logical:


```
.include "./cs47_proj_macro.asm
.include "./cs47_common_macro.a
    # Implement au logical
               $a0: First number
11
               $a2: operation code ('+':add, '-':sub, '*':mul, '/':div)
     # Return:
              n:
$v0: ($a0+$a1) | ($a0-$a1) | ($a0*$a1):L0 | ($a0 / $a1)
$v1: ($a0 * $a1):HI | ($a0 % $a1)
15
              au_logical:
18
19
     # au_logical:
              beq $a2, 0x2B , Addition # ASCII for + is Hex: 2B beq $a2, 0x2D, Subtraction # ASCII for - is Hex: 2D beq $a2, 0x2A, Multiplication # ASCII for * is Hex: 2A beq $a2, 0x2F , Division # ASCII for / is Hex: 2F
22
23
26
```

At beginning of the program, check \$a2 operation code then go to each procedure. The operation code is follow by ASCII table: Addition-0x2b; Subtraction-0x2D; Multiplication-0x2A; Division-0x2F.

II. Addition:



Each binary addition of two single bit produces two bits of result: carry and sum bit. The graph shows binary addition result chat.




The implementation of addition follows the given chat. I is the index from 0 to 31. S is the result register. C is the carry bit for addition. For each bit position, compute sum bit using bit at I-th position in first and second number. Compute the next carry bit c, and insert the sum bit into Ith position of register result. Loop terminate when all 32 bits of result have been process.

```
46 addi Ssp, Ssp, -60
47 sw Sfp, 60(Ssp)
48 sw Sra, 56(Ssp)
49 sw Sad, 52(Ssp)
50 sw Sal, 48(Ssp)
51 sw Sal, 48(Ssp)
52 sw Sal, 48(Ssp)
53 sw Ssd, 36(Ssp)
54 sw Ssl, 32(Ssp)
55 sw Ssl, 32(Ssp)
56 sw Ssl, 24(Ssp)
57 sw Ssd, 24(Ssp)
58 sw Ssf, 16(Ssp)
59 sw Ssf, 12(Ssp)
60 sw Ssf, 8(Ssp)
61 addi Sfp, Ssp, 60
62 li Ss7, 32 # Loop run 32 times
63 li Ss7, 32 # Loop run 32 times
64 jal Addition_loop
65 Addition_loop
66 extract_nth(Ss2, Sad, Ssd)
67 extract_nth(Ss2, Sad, Ssd)
68 extract_nth(Ss2, Ssd, Ssd)
69 extract_nth(Ss2, Ssd, Ssd)
69 extract_nth(Ss2, Ssd, Ssd)
70 ssd, Ss6, Ss0
71 sor, Ssd, Ss6, Ss0
72 and Ssd, Ss6, Ss0
73 and Ssd, Ss6, Ss0
74 sextract mider sextract the sextract shift sequential to recond number
75 sor, Ssd, Ss6, Ss0
76 ssd, Ssd, Ssd
77 addi Ss2, Ss2, 1 # Second carry for (c xor a) and b
78 sor, Ssd, Ssd, Ss1 # Second carry for c xor a) and b
79 ssd, Ss2, 1 # Insert the result back to the $V0$
77 addi Ss2, Ss2, 1 # Insert the result back to the $V0$
78 blt Ss2, Ss7, Addition_loop
79
```

The picture shows the implementation of the logic addition. The loop uses extract_nth macro to get nth bit from both first and second number. Preform xor for sum bit and and for carry bit. Insert_to_nth_bit macro inserts the result bit into result register (\$v0). The loop will run 32 times for 32-bit operation.

III. Subtraction



The diagram shows a circuit design for the subtraction logic. For subtraction, there is no need for additional subtraction circuit, since the subtraction is simply addition with the inversion of negative number. The XOR gate with one input as the control signal will invert the register B if the control signal pass in 1.

```
li $52, 0  # Set bit index i at 0
li $57, 32  # Loop run 32 times
i $56, 1  # Set starting carry to I for subtraction

not $a1, $a1
jal Subtraction_loop


Subtraction_loop:

extract_nth($52, $a0, $s0)  # Extract bit value at i for first number
extract_nth($52, $a1, $s1)  # Extract bit value at i for second number

xor $54, $56, $s0  # Carry xor a
and $53, $56, $50  # Carry for c and a
and $56, $54, $51  # Second carry for (x or a) and b
or $56, $56, $53  # Carry result= first carry or second carry
xor $54, $54, $51  # Result bit it wor second bit
insert to_nth_bit ($52, $v0, $54, $55)  # Insert the result back to the $V0 (result)
addi $52, $52, $10  # Insert the result back to the $V0 (result)
j RTE_restore
```

The implementation of subtraction follows the same diagram for add/sub chat., except invert the second number by using logic not.

IV. Multiplication



The picture shows a logic circuit for the Multiplication. Signed multiplication circuit is build onto of the unsigned multiplication circuit. At the start of the procedure, if MCND and MPLR are negative operand then they will be translated to positive value but the sign will be remembered. Then preform multiplication as unsigned operation, in the end, convert to product to corresponding sign.

• Utility Procedures:

I. Twos_complement

```
# Compute two's complement of $a0; return two's complement of $a0 at $v0 twos_complement:
# Caller RTE store:
addi $sp, $sp, -60
sw $fp, 60($sp)
sw $ra, $5($sp)
sw $a1, 48($sp)
sw $a2, 44($sp)
sw $a3, 40($sp)
sw $a3, 40($sp)
sw $s3, 40($sp)
sw $s2, 24($sp)
sw $s2, 24($sp)
sw $s2, 28($sp)
sw $s3, 40($sp)
sw $s3, 40($sp)
sw $s3, 24($sp)
sw $s3, 24($sp)
sw $s3, 24($sp)
sw $s3, 84($sp)
sw $s5, 16($sp)
sw $s6, 12($sp)
sw $s6, 12($sp)
sw $s6, 12($sp)
sw $s6, 12($sp)
sw $s7, 8($sp)
addi $fp, $sp, 60

# $a1 hold value of 1
li $a1, 1
not $a0, $a0
jal Addition
j RTE_restore
```

Procedure 'two_complement' takes a number and convert it to two's complement by '~\$a0+1'.

> Arguments:

\$a0: Number of Which 2's complement to be computed.

Return:

\$v0: Two's complement of \$a0.

II. Twos_complement_if_neg

```
# Computed two's complement of $a0; return two's complement of $a0 at $v0 twos_complement_if_neg:

# Caller RTE store:
    addi $sp, $sp, -60
    sw $fp, 60($sp)
    sw $fp, 60($sp)
    sw $a0, $5($sp)
    sw $a1, 48($sp)
    sw $a2, 44($sp)
    sw $a3, 40($sp)
    sw $s3, 44($sp)
    sw $s4, 43($sp)
    sw $s5, 36($sp)
    sw $s5, 36($sp)
    sw $s5, 28($sp)
    sw $s5, 28($sp)
    sw $s5, 16($sp)
    sw $s5, 16($sp)
    sw $s5, 16($sp)
    sw $s5, 16($sp)
    sw $s5, 18($sp)
    addi $fp, $sp, 60

    bge $a0, 0, remain_same
    jal twos_complement
    j RTE_restore

# Postive number, remain same
# Negative go to two's complement
| Regative g
```

Procedure twos_complement_if_neg test \$a0 value less than 0 and use twos_complement procedure to convert, if the \$a0 value is equal or greater than 0 remain same.

Arguments:

a0: Number of Which 2's complement to be computed.

Return:

\$v0: Two's complement of \$a0 of \$a0 is negative.

III. Twos_complement_64bit:

```
Twos_complement_S4bir.|

# Caller FIT store:

# Cal
```

Procedure 'twos_complement_64bit takes two registers \$a0, and \$a1 and convert it into 2's complemented 64 bits. The implementation follows the step: Invert both \$a0 and \$a1, use add_logical to add 1 to \$a0, use add logical add carry from previous step to \$a1.

> Arguments:

\$a0: Lo of the number \$a1: Hi of the number

Return:

\$v0: Lo part of 2's complemented 64 bits. \$v1: Hi part of 2's complemented 64 bits.

IV. bit_replicator:

```
# Return $v0 of value 0x00000000 if $a0 =0x0; value FFFFFFF if $a0 = 0x1
bit_replicator:

# Caller RTE store:
    addi $sp, $sp, -60
    sw $fp, 60($sp)
    sw $fp, 60($sp)
    sw $fp, 60($sp)
    sw $a1, 48($sp)
    sw $a2, 44($sp)
    sw $a3, 40($sp)
    sw $a3, 24($sp)
    sw $a4, 20($sp)
    sw $a5, 16($sp)
    sw $a5, 12($sp)
    sw $a5, 12($sp)
    sw $a57, 8($sp)
    addi $fp, $sp, 60

    ble $a0, $zero, Assign_zero
    by $a6, $zero, Assign_one
    j RTE_restore

Assign_one:
    add $v0, $zero, 0xffffffff
    j RTE_restore
```


The procedure 'bit_replicator' takes a bit value 0x1 or 0x0 and return a 32-bit value 0x00000000 or 0xffffffff.

> Arguments:

\$a0: 0x0 or 0x1; the bit value to be replicated

Return:

• Unsigned Multiplication:



The Unsigned Multiplication diagrams shows the procedures of unsinged multiplication.

```
# $a0: First number
# $a1: Second number
# $a1: Sec
```

The picture shows the usage of each register for the unsigned multiplication

The Unsigned Multiplication initialize the L as MPLR and M as MCND. Then use replication procedure to replicate single bit value of L [0] to determine R. X=M & R to determine the result bit of the multiplication and add X to the result register. Right shift 1 bit L and insert H [0] bit into L [31] bit, then right shift 1 bit of H register.

The procedure 'Unsigned_multiplicatin' preforms the bit multiplication.

Arguments:

\$a0: Multiplicand \$a1: Multiplier

o Return:

\$v0: Lo part of result \$v1: Hi part of result

• Signed Multiplication:

```
# $a0: First number
# $a1: Second number
# $a2: operation code ('+':add, '-':sub, '*':mul, '/':div)
# $v0: ($a0*$a1) | ($a0*$a1) | ($a0*$a1):LO | ($a0 / $a1)
# $v1: ($a0 * $a1):HI | ($a0 % $a1)
# $s0: copy of MPLR
# $s1: N2
# $s2: bit index
# $s2: bit index
# $s3: N2
# $s5: N1
# $s6: r
# $s5: N1
# $s6: r
# $s7: Hold value of 31
# $t1, Hold value of 131
# $t1, Hold value of L[31]
# $t3, Mask Register for insert_to_nth_bit
# $t4, $a0[31]
# $t5, $a1[31]
# $t5, $a1[31]
# $t5, $s5: $
# $t7, 1

Signed_Multiplication:

# Caller RTE store:
addi $sp, $sp, -60
sw $fp, 60($sp)
sw $a0, $2($sp)
sw $a0, $2($sp)
sw $a1, 48($sp)
sw $a2, 44($sp)
sw $a3, 40($sp)
sw $a5, 36($sp)
sw $a5, 36($sp)
sw $a5, 36($sp)
```

The picture shows the usage of each register in the implementation of signed multiplication.

```
Li Stl, 32

extract_nth(stl, ssl, ssl, stl) # extract_nth(srephthdit, SregInput, SregNesult)
extract_nth(stl, ssl, stl)

move Ssl, ssl

move Ssl
```

The Signed Multiplication initialize N1 = \$a0, and N2 = \$a1. Then check N1 and N2, if the value is smaller than 0 then make two's complement. Call Unsigned Multiplication using N1 and N2 two's complement. Determine the sign S of result by xor \$a0[31], \$a1[31], if the result is 1, use the twos_complement_64bit to determine two complement form of 64-bit number.


o Arguments:

\$a0: Multiplicand \$a1: Multiplier

o Return:

\$v0: Lo part of result \$v1: Hi part of result

V. Division




The diagram shows a signed division circuit. If both DVND and DVSR have the same sign, the result is positive, if DVND and DVSR have different sign, the result will the negative sign. The remainder will follow the sign of the DVND.

Division:



The picture shows the RTE_store for the division, and we initialize the ith bit to 0 and maximum loop times to 32.

Division_unsigned:



The diagram shows the procedures of Unsigned Division.

```
## 5.00 | First number |
## 5.00 | 5.00 | 5.00 |
## 5.00 | 5.00 | 5.00 |
## 5.00 | 5.00 | 5.00 |
## 5.00 | 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 | 5.00 |
## 5.00 |
## 5.00 | 5.00 |
## 5.00 |
## 5.00 | 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.00 |
## 5.0
```

The picture indicates the usage of each register for the division_unsigned.

```
## Nove $40, 558  # 00 PMS

## Nove $41, 551  # 0 # 0 PMS

## 1 153, 0 # 0 # 0 PMS

## 1 153, 0 # 0 # 0 PMS

## 1 153, 0 # 0 # 0 PMS

## 1 153, 0 # 0 # 0 PMS

## 1 153, 0 # 0 # 0 PMS

## 1 153, 0 # 0 # 0 PMS

## 1 153, 0 # 0 # 0 PMS

## 1 153, 0 # 0 # 0 PMS

## 1 153, 0 # 0 # 0 PMS

## 1 153, 0 # 0 PMS

## 1 153, 0 # 0 PMS

## Nove $40, 0 PMS
```

The two pictures show the implementation of the division_unsigned. We first take DVND and assign to register to Q; assign DVSR to D. Then left right R by 1 and insert Q [31] to R [0]. Then left shift Q by 1. Compute S by using the sub_logical we implemented before. Check if S>0, if so we make R=S and Q [0] =1. Then increment I and iterate the loop 32 times.

• Arguments:

\$a0: Dividend\$a1: Divisor

Return:

\$v0: Quotient\$v1: Remainder

Signed Division:

```
# Sad: First number
# Sad: Second number
# Sad: Second number
# Sad: Second number
# Sad: Number
# S
```

The picture shows the usage of each register for the signed Division.

The two picture shows the implementation of the signed Division. We first assign \$a0 to N1 register and \$a1 to N2 register. Then we make DVND and DVSR two's complement if negative. Called unsigned Division using N1 and N2 and store results Q and R. Then Determine the sign of Q and R. If a0[31] xor a1[31] is 1 then the Q is negative, otherwise positive. The sign of remainder is determined by the a0[31].

Arguments:

\$a0: Dividend\$a1: Divisor

Return:

\$v0: Quotient\$v1: Remainder

C. Macros

Extract_nth_bit:

Utility Macros that extract nth bit from a bit pattern. This macro takes three registers \$regNthBit, \$regInput, \$regResult.

• \$regNthBit: Bit position n (0-31)

• \$regInput: Source bit pattern

• \$regResult: nth bit value, will contain 0x0 or 0x1

Insert_to_nth_bit:

```
# Insert bit I or 0 at nth bit to a bit pattern
# regValue: contain 0x0 or 0x1 depending on nth bit being 0 or 1
# regVithDit: position of the bit that we want to get
# regInput: Source register
# maskRegister: copy of the input
# maskRegister: copy of the input
li SmaskRegister, 1 # Set maskRegister to value of 1
sllv SmaskRegister, 5 maskRegister, $regVithBit # Left shift nth bit to match with the input
not SmaskRegister, SmaskRegister # Invert maskRegister
and $regInput, $maskRegister, $regInput # the number AMD mask
sllv $regValue, $regValue, $regValue, $regValue, $vert the mask by n bit
or $regInput, $regValue, $regInput # insert value to nth bit
.end_macro
```

Utility Macros that insert bit 1 at nth bit to a bit pattern. This macro takes three registers \$regNthBit, \$regInput, \$regValue, \$maskRegister.

• \$regNthBit: Bit position n (0-31)

• \$regInput: Source bit pattern

• \$regValue: Register that contains 0x1 or 0x0 (bit value to insert)

maskRegister: Register to hold temporary mask

D. Some Problem faced during the implementation

- Infinite loop caused the program stuck
- Random errors that caused by the improperly store and restore frame.
- Testing macros
- Difficult to test code piece by piece

IV. TESTING

(4 + 2)	$normal \Rightarrow 6$ $logical \Rightarrow 6$ $[matched]$	
(4 - 2)	normal => 2 logical => 2 [matched]	•
(4 * 2)	normal => HI:0 LO:8 logical => HI:0 LO:8 [matched]	
(4 / 2)	$normal \Rightarrow R:0 \ Q:2 $ logical $\Rightarrow R:0 \ Q:2 $ [matched]	
(16 + -3)	normal => 13 logical => 13 [matched]	
(163)	normal => 19 logical => 19 [matched]	
(16 * -3)	normal => HI:-1 L0:-48 logical => HI:-1 L0:-48	[matched]
(16 / -3)	$normal \Rightarrow R:1 \ 0:-5$ $logical \Rightarrow R:1 \ 0:-5$ $[matched]$	
(-13 + 5)	$normal \Rightarrow -8 logical \Rightarrow -8 [matched]$	
(-13 - 5)	$normal \Rightarrow -18 logical \Rightarrow -18 [matched]$	
(-13 * 5)	normal => HI:-1 L0:-65 logical => HI:-1 L0:-65	[matched]
(-13 / 5)	$normal \Rightarrow R:-3 \ 0:-2 logical \Rightarrow R:-3 \ 0:-2 [matched]$	
(-2 + -8)	$normal \Rightarrow -10 logical \Rightarrow -10 [matched]$	
(-28)	normal => 6 logical => 6 [matched]	

-6 + -6) -66) -6 * -6) -6 / -6) -18 + 18)				
-6 / -6)	normal => HI:0 LO:36			
		logical => HI:0 LO:36 [matched]		
	normal => R:0 Q:1			
-18 + 18)	normal => 0 logical :	⇒ 0 [matched]		
-18 - 18)	normal => -36 logical :			
-18 * 18)		$logical \Rightarrow HI:-1 L0:-324$	[matched]	
-18 / 18)		logical => R:0 Q:-1 [matched]		
5 + -8)	normal => -3 logical :			
58)	normal => 13 logical =			
5 * -8)		logical => HI:-1 L0:-40	[matched]	
5 / -8)		logical => R:5 Q:0 [matched]		
-19 + 3)	normal => -16 logical:	=> -16 [matched]		
-19 - 3)		=> -22 [matched]		
-19 * 3)		$logical \Rightarrow HI:-1 L0:-57$	[matched]	
-19 / 3)		$logical \Rightarrow R:-1 Q:-6$ [matched]		
4 + 3)	normal => 7 logical:			
4 - 3)	normal => 1 logical:			
4 * 3)	normal => HI:0 L0:12	logical => HI:0 LO:12 [matched]		
4 / 3)		logical => R:1 Q:1 [matched]		
-26 + -64		=> -90 [matched]		
-2664)	normal => 38 logical:			
-26 * -64)		logical => HI:0 LO:1664	[matched]	
-26 / -64)	normal => R:-26 Q:0	$logical \Rightarrow R:-26 Q:0 $ [matched]		

The pictures show the testing results of the au_logical and au_normal computation.

V. CONCLUSION

The project practiced the concept of logical addition, subtraction, multiplication and division. Through the implementation of the code, the procedures demonstrate how are the logic circuits work. The project enhanced the skills of MIPS assembly language programming.

REFERENCES

Patra, Kaushik. (2018). CS47-Lecture 18-20 [PPT]. Retrieved from the SJSU Canvas.

IEEE conference templates contain guidance text for composing and formatting conference papers. Please ensure that all template text is removed from your conference paper prior to submission to the conference. Failure to remove template text from your paper may result in your paper not being published.