

SPI continued

- Lines:
 - o Serial clock (SCK)
 - o MOSI
 - o MISO
 - o Chip select for each responder(\overline{CS})
-
- SPI is implemented with shift registers (left/right shift bit)
 - Shift bits across lines with each clock edge
 - o Detect rising or falling edge
 - Depending on polarity
 - Idle high or idle low
 - Transmit(tx) : (from controller)
 - o Controller loads a byte into a register
 - o Shift bits across, most significant bit(MSB) first
 - o Responder shifts recvd bits into its register
 - Where do the responder bits go?
 - Transmit to the controller
 - We always transmit bits
 - Receive(rx) : (to controller)
 - o Controller transmits dummy bits to receive responder data
 - o How does the responder know to send?
 - 1) If this is the only function, then chip select (\overline{CS}) will loads the byte into register
 - 2) Multi-byte protocol (e.g. E²)
 - Controller transmitting one or more bytes (e.g. addr)
 - Responder loads byte into register and wait for more transmit(SCK edges)
 - Controller must wait for responder to finish
 - Issues: lots of responders use lots of I/O pins
 - o Chip selects
 - Solution: daisy chain the responders and use 1 \overline{CS} for all
 - o Often used to expand I/O with a bunch of shift registers
 - E.g.

image

- o To transmit or receive, the controller must send n bytes for n registers
- o What happens to the I/O as we shift?
 - Output: output lines will “toggle” with each shift
 - To whatever was in the previous location/line

- Input: all bits that are read will be the same value
- Fix: shift registers include a latch input
 - Activate a transfer of bits to/from register starting with a latch
 - Latch output when done shifting